1993-03-29
1997-02-18
Downs, Robert W.
395 27, G06F 1518
Patent
active
056048408
ABSTRACT:
An information processing apparatus is composed of an input layer, a hidden layer and an output layer, and performs a computation in terms of neuron models. In the information processing apparatus, a forward network comprising the input layer, the hidden layer and the output layer executes a computation for externally input data to determine the values of outputs therefrom, and a backward network comprising the output layer and the hidden layer executes computation for output values expected for given inputs to determine learning signal values. The information processing apparatus transfers the output values and learning values between the forward network and the backward network to modify the synapse weights of the neuron models.
REFERENCES:
patent: 4912647 (1990-03-01), Wood
patent: 4912653 (1990-03-01), Wood
patent: 5075889 (1991-12-01), Jousselin et al.
patent: 5201029 (1993-04-01), Jackson
patent: 5204938 (1993-04-01), Skapura et al.
patent: 5325510 (1994-06-01), Frazier
VLSI Neural Networks; IEE Coll. on VLSI for Parallel Processing (Digest No. 27); Murray et al; 17 Feb. 1988; pp. Jul. 1-Jul. 4.
A Digital Neuro-Chip with Unlimited Connectability for Large Scale Neural Networks; IJCNN; Hirai et al; 18-22 Jun. 1989; pp. II-163 to II-169.
An Artificial Neural Network Accelerator Using General Purpose 24 Bits Floating Point Digital Signal Processors; IJCNN; Iwata et al: 18-22 Jun. 1989; pp. II-171 to 11-175.
An Electrically Trainable Artificial Neural Network (ETANN) with 10240 "Floating Gate" Synapses; IJCNN; Holler et al; 18-22 Jun. 1989; pp. II-191 to II-196.
A Reconfigurable Multi-chip Analog Neural Network: Recognition and Back-Propagation Training; IJCNN; Tam et al;7-11 Jun. 1992; pp. 29-34.
S. C. J. Garth, "A Chipset for High Speed Simulation of Neural Network Systems," IEEE Conf. on Neural Networks, 1987, III-443-452.
Yasunaga, et al., "A Wafer Scale Integration Neural Network Utilizing Completely Digital Circuits," Proc. IJCNN, Jun. 1989, II-213-217.
Duranton, et al., "A General Purpose Digital Architecture for Neural Network Simulations," First IEE Int'l. Conf. on Artificial Neural Networks, Oct. 16-18, 1989, 62-66.
Asai Mitsuo
Masuda Noboru
Shibata Katsunari
Yagyu Masayoshi
Yamada Minoru
Downs Robert W.
Hitachi , Ltd.
LandOfFree
Information processing apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Information processing apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Information processing apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1608201