Information encoding by multiple line selection

Details Information encoding by multiple line selection Information encoding by multiple line selection

1997-08-12

1999-02-09

Nelms, David

Static information storage and retrieval

Read only systems

365104, 365203, G11C 1700, G11C 700

Patent

active

058703268

ABSTRACT:
An improved storage circuit that allows multiple bits to be encoded and stored using a single storage element. The encoded information is defined by a coupling made between a transistor as the storage element and any one of several bit lines associated with the transistor. When the coupled bit line is discharged in response to a wordline signal, the stored information can be captured by an encoder. The circuit is particularly useful for efficiently storing information in a gate array integrated circuit, because the gate array has more space around each transistor to add bit lines than a conventional, densely packed, ROM.

REFERENCES:
patent: 4206507 (1980-06-01), Payling
patent: 4811301 (1989-03-01), Houston
patent: 4899308 (1990-02-01), Khan
patent: 5598365 (1997-01-01), Shoji
patent: 5625586 (1997-04-01), Yamasaki et al.

Affiliated with

Also associated with

Rating

Information encoding by multiple line selection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Information encoding by multiple line selection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Information encoding by multiple line selection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1955619