Semiconductor device manufacturing: process – Making passive device
Reexamination Certificate
2001-09-14
2002-12-31
Sherry, Michael (Department: 2829)
Semiconductor device manufacturing: process
Making passive device
C716S030000
Reexamination Certificate
active
06500722
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to an inductor recognition method, a layout inspection method, a computer readable recording medium in which a layout inspection program is recorded and a process for a semiconductor device and, in particular, to an inductor recognition method and a layout inspection method used in a CAD (computer-aided design) tool for the design and verification step of a layout of a circuit in the development of a semiconductor device and to a computer readable recording medium which records a layout inspection program which carries out the above layout inspection method as well as to a process for a semiconductor device utilizing the layout inspection program.
2. Description of the Background Art
Conventionally, in the development and production steps of LSIs (large scale integrated circuits), after carrying out the logic design step of LSI circuits and the logic verification step of the circuits, the layout design and verification step is carried out to determine the layout of elements, interconnections, and the like, formed on the semiconductor substrates in order to produce LSIs which realize the circuit diagram of the designed circuit. In this layout design and verification step, a verification is carried out to see if the layout of the elements, interconnections, or the like, precisely reflect the circuit diagram and if the interconnection width and the distance between interconnections satisfy the design standard. Such a verification task is carried out by using a CAD tool (program for a verification) which is usually referred to as an LVS (layout versus schematic) tool or a DRC (design rule check) tool. Such a CAD tool is utilized by using a computer wherein, for example, a CAD tool program, which is a program for a layout inspection, is installed.
By using such a CAD tool it becomes possible, at the time of developing and producing a semiconductor device, which includes a number of circuit elements such as an LSI, to verify whether or not the circuit diagram is precisely reflected and whether or not the design standard is satisfied. Then, at present, where the integrity of LSIs, or the like, have increased and miniaturization has advanced, the verification of the layout by the naked eye has become virtually impossible and a CAD tool, as described above, has become an essential tool in the development and production steps of a semiconductor device.
In a conventional CAD tool, however, inductors in a circuit are not particularly recognized so as to be treated in the same manner as a conventional interconnection though interconnections and field effect transistors are, respectively, recognized in the layout so that the verification of the design standard, or the like, are carried out. Therefore, as for inductors, inspection is carried out by the naked eye to see if they match the circuit diagram and to see if they satisfy the design standard. This is because the integrity of a semiconductor device which includes inductors is not, conventionally, great and the number of inductors, such as coils, included in one semiconductor device circuit is not great, so that it is entirely possible to carry out the inspection by the naked eye.
In recent years, however, together with the advance in miniaturization and increase in integration of semiconductor devices, the increase in integration of semiconductor devices (for example, system LSIs) which include an RF circuit using inductors, or the like, has progressed so that the number of elements formed in one system LSI has increased. In such a system LSI the number of inductors in the circuit has increased so that a large amount of time and labor has been needed for verifying these inductors by the naked eye. Therefore, the step of verification of inductors has become one of the causes which makes the development step of a system LSI take a long period of time. In addition, since the verification is carried out by the naked eye it is considered that the risk of occurrence of verification failure becomes high in comparison with the case where the verification of the design standard, or the like, is automatically carried out by a CAD tool.
SUMMARY OF THE INVENTION
The purpose of this invention is to provide an inductor recognition method for recognizing an inductor in the layout of a semiconductor device, a layout inspection method which allows the carrying out of an automatic verification of the design standard, or the like, in an inductor by utilizing this inductor recognition method and a process for a semiconductor device using this layout inspection method.
An inductor recognition method according to one aspect of this invention includes the step of arranging an inductor position representation mark which surrounds the design pattern of an interconnection part working as an inductor and having a starting point and a finishing point; the step of arranging a starting point position representation mark and a finishing point position representation mark so as to surround, respectively, regions corresponding to the starting point and the finishing point in the design pattern; and the step of recognizing information with respect to the inductor to be designed by means of the inductor position representation mark, the starting point position representation mark and the finishing point position representation mark.
In this manner, coordinate information of the region where an inductor exists can be detected by means of the inductor position representation mark and a design pattern of an interconnection part, which works as an inductor, placed between the starting point position representation mark and the finishing point position representation mark inside of the inductor position representation mark can be distinguished from the other design patterns of the interconnection part. Therefore, the design pattern of the interconnection part placed between the starting point position representation mark and the finishing point position representation mark can be detected as the design pattern of the inductor. As a result of this, as for the design pattern of the interconnection part which works as an inductor, it becomes possible to automatically carry out, in the same manner as with other interconnection circuit elements, the verification of the coordination with the circuit diagram and to carry out the inspection step in order to see if the characteristic value, as an inductor, becomes the same as the set value.
A layout inspection method according to another aspect of this invention is a layout inspection method of a semiconductor device including the step of arranging an inductor position representation mark which surrounds a design pattern of an interconnection part working as an inductor and having a starting point and a finishing point; the step of arranging a starting point position representation mark and a finishing point position representation mark so as to surround, respectively, regions corresponding to the starting point and the finishing point in the design pattern; the step of recognizing information with respect to the inductor to be designed by means of the inductor position representation mark, the starting point position representation mark and the finishing point position representation mark; the step of calculating a characteristic evaluation value of the inductor based on information with respect to the inductor; and the step of comparing the characteristic evaluation value with the reference value of the characteristic evaluation value.
In this manner, coordinate information of a region wherein an inductor exists can be detected by means of the inductor position representation mark and the design pattern of the interconnection part placed between the starting point position representation mark and the finishing point position representation mark inside of the inductor position representation mark can be distinguished from other design patterns of the interconnection part. Therefore, the design pattern of the interconnection part placed between the s
Komurasaki Hiroshi
Maeda Shigenobu
Wada Yoshiki
Yoshida Shuji
McDermott & Will & Emery
Mitsubishi Denki & Kabushiki Kaisha
Pert Evan
Sherry Michael
LandOfFree
Inductor recognition method, layout inspection method,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Inductor recognition method, layout inspection method,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Inductor recognition method, layout inspection method,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2994375