Individual data line strobe-offset control in memory systems

Details Individual data line strobe-offset control in memory systems Individual data line strobe-offset control in memory systems

2007-01-30

2007-01-30

Hoff, Marc S. (Department: 2857)

Data processing: measuring, calibrating, or testing

Calibration or correction system

Signal frequency or phase correction

C702S072000, C702S079000, C365S189070, C365S193000, C365S194000

Reexamination Certificate

active

10923421

ABSTRACT:
Systems and methods for strobe signal timing calibration and control in strobe-based memory systems are provided below. These strobe-offset control systems and methods receive a strobe signal from a memory device and in turn automatically generate separate per-bit strobe signals for use in receiving data on each data line of a memory system. The systems/methods generate the optimal per-bit strobe signals by automatically calibrating per-bit offset timing between data signals of individual data bits and corresponding strobe signals. The strobe-offset control system effectively removes the detected phase difference between the data signal and the strobe signal.

REFERENCES:
patent: 5060239 (1991-10-01), Briscoe et al.
patent: 5341371 (1994-08-01), Simpson
patent: 5805619 (1998-09-01), Gardner et al.
patent: 5935257 (1999-08-01), Nishimura
patent: 6028816 (2000-02-01), Takemae et al.
patent: 6316980 (2001-11-01), Vogt et al.
patent: 6396887 (2002-05-01), Ware et al.
patent: 6466491 (2002-10-01), Yanagawa
patent: 6570944 (2003-05-01), Best et al.
patent: 6643787 (2003-11-01), Zerbe et al.
patent: 6646953 (2003-11-01), Stark
patent: 6675272 (2004-01-01), Ware et al.
patent: 6691214 (2004-02-01), Li et al.
patent: 6759881 (2004-07-01), Kizer et al.
patent: 6782459 (2004-08-01), Ware
patent: 6836503 (2004-12-01), Best et al.
patent: 6836521 (2004-12-01), Ware et al.
patent: 2001/0020278 (2001-09-01), Saito
patent: 2002/0009004 (2002-01-01), Hamada et al.
patent: 2002/0149397 (2002-10-01), Dally et al.
patent: 2003/0065465 (2003-04-01), Johnson et al.
patent: 2003/0091136 (2003-05-01), Sugita
patent: 2003/0179611 (2003-09-01), Liou
patent: 2004/0084537 (2004-05-01), Best
patent: 2005/0005056 (2005-01-01), Ware
patent: 2005/0071707 (2005-03-01), Hampel
patent: 2005/0163203 (2005-07-01), Ware et al.
patent: WO 98/44674 (1998-10-01), None
“DDR-SDRAM—2: Detailed Specifications”, FIND, Nov. 1998, pp. 1-14, vol. 16, No. 4.
“DDR-SDRAM—4: DLL Circuit Technology”, FIND, Nov. 1998, pp. 1-4, vol. 16, No. 4.
Collins, Hansel A. and Nikel, Ronald E., “DDR-SDRAM, high-speed, source-synchronous interfaces create design challenges”, EDN, Sep. 2, 1999, pp. 63, 64, 66, 68, 70, 72.
IBM Corporation, “PowerPC Embedded Processors PowerPC 440GP—DDR SDRAM Controller Initialization”, Mar. 20, 2002, pp. 1-9.
Ryan, Kevin, “DDR SDRAM Functionality and Controller Read Data Capture”, Micron Technology, Inc. DesignLine, 1999, pp. 1-24, vol. 8, Issue 3.
International Search Report and Written Opinion of the International Searching Authority in International Application PCT/US2005/028709, World Intellectual Property Organization, Jan. 19, 2006, 19 pgs.

Affiliated with

Also associated with

Rating

Individual data line strobe-offset control in memory systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Individual data line strobe-offset control in memory systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Individual data line strobe-offset control in memory systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3743995