Incrementing signal hold circuit for a clock/calculator

Details Incrementing signal hold circuit for a clock/calculator Incrementing signal hold circuit for a clock/calculator

1977-05-26

1980-11-04

Jackmon, Edith S.

Horology: time measuring systems or devices

Controlled by a disparate device

364705, 368 62, 368187, G04C 300, G04G 502, G06F 738

Patent

active

042323827

ABSTRACT:
A watch/calculator is disclosed which employs a hold circuit to hold clock incrementing pulses when data from the clock is transferred to calculator circuitry or an arithmetic operation is performed on the data. When the time data is returned from the calculator circuitry to the clock circuitry or the arithmetic operation is completed, the hold circuit releases any held incrementing signal so that an increment signal is not lost, even when the time data is momentarily out of the clock circuitry in the calculator circuitry or other operations are being performed on the time data. Thus, when the time data is returned to the clock circuitry or the operation is completed, the data is incremented or updated as it would have been normally.

REFERENCES:
patent: 3813533 (1974-05-01), Cone et al.
patent: 3948036 (1976-04-01), Morokawa
patent: 4030284 (1977-06-01), Portmann
patent: 4093992 (1978-06-01), Kawamura et al.
patent: 4158285 (1979-06-01), Heinsen et al.

Affiliated with

Also associated with

Rating

Incrementing signal hold circuit for a clock/calculator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Incrementing signal hold circuit for a clock/calculator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Incrementing signal hold circuit for a clock/calculator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1648572