Incremental timing analysis

Details Incremental timing analysis Incremental timing analysis

1993-04-16

1996-04-16

Trans, Vincent N.

Boots, shoes, and leggings

364578, G06F 1750

Patent

active

055089372

ABSTRACT:
Incremental timing analyzer for selectively performing timing analysis on a revised electronic circuit design resulting from one or more modifications to an initial electronic circuit design having input nodes, output nodes, and active elements electrically connected therebetween in a set of signal paths interconnected by a plurality of nodes. Each signal path has a timing delay associated therewith. Data is recorded representative of the modification's affect on relative timing values for a set of signals propagated through the circuit design. The recorded data includes a leftmost frontier of change in relative timing values and a rightmost frontier of change in relative timing values. Upon presentation of a specific timing analysis request, incremental timing analysis on the selected portion of the modified electronic circuit design is conducted employing the recorded frontiers of change to limit the timing value analysis. The concepts presented may be used for incremental recalculation of any signal value propagated forward or backward through a logic network.

REFERENCES:
patent: 4263651 (1981-04-01), Donath et al.
patent: 4744084 (1988-05-01), Beck et al.
patent: 4827427 (1989-05-01), Hyduke
patent: 4827428 (1989-05-01), Dunlop et al.
patent: 4882690 (1989-11-01), Shinsha et al.
patent: 4907180 (1990-03-01), Smith
patent: 4924430 (1990-05-01), Zasio et al.
patent: 4937827 (1990-06-01), Beck et al.
patent: 5003487 (1991-03-01), Drumm et al.
patent: 5010493 (1991-04-01), Matsumoto et al.
patent: 5068812 (1991-11-01), Schaefer et al.
patent: 5095454 (1992-03-01), Huang
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5168455 (1992-12-01), Hooper
patent: 5210700 (1993-05-01), Tom
patent: 5231590 (1993-07-01), Kumar et al.
patent: 5262959 (1993-11-01), Chkoreff
patent: 5301318 (1994-04-01), Mittal
patent: 5333032 (1994-07-01), Matsumoto et al.
Hitchcock, Robert B., Sr., "Timing Verification and the Timing Analysis Program", IEEE, paper 34.2, pp. 594-604, 1982.
"Timing Analysis for nMOS VLSI" by Norman P. Jouppi, IEEE 20th Design Automation Conference, 1983, pp. 411-418.
"Timing Influenced Layout Design" by Michael Burstein et al., IEEE 22nd Design Automation Conference, 1985, pp. 124-130.

Affiliated with

Also associated with

Rating

Incremental timing analysis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Incremental timing analysis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Incremental timing analysis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-330464