Incremental logic synthesis method

Details Incremental logic synthesis method Incremental logic synthesis method

1986-09-25

1989-11-21

Lall, Parshotam S.

Boots, shoes, and leggings

364489, 364488, G06F 1560, G06F 700

Patent

active

048826901

ABSTRACT:
A logic design automation system examines correspondence relationship among sublogics in intermediate gate-level logic (containing neither physical design information nor manually optimized logic design information) produced from updated functional-level logic and current gate-level logic (containing the above information) to identify corresponding sublogics and non-corresponding sublogics of the gate-level logics with reference to primary input/output signals and input/output gates. For the corresponding sublogics, the corresponding sublogics of the current gate-level logic are selected, and for the non-corresponding sublogics, the non-corresponding sublogics of the intermediate gate-level logic are selected. The selected sublogics are combined to synthesize updated gate-level logic which preserved therein the physical design information and the manually optimized logic design information for portions of the current gate-level logic which need not be modified.

REFERENCES:
patent: 4636966 (1987-01-01), Yamada et al.
patent: 4703435 (1987-10-01), Darringer et al.
"Incremental Logic Synthesis Through Gate Logic Structure Identification", by Shinsha et al., IEEE 23rd Design Automation Conference, 1986, pp. 391-397.
"An Overview of Logic Synthesis Systems", by Louise Trevillyan, 24th ACM/IEEE Design Automation Conference, 1987, pp. 166-172.
Darringer et al., "Experiments in Logic Synthesis", IEEE--ICCC, 1986, pp. 234-237.
Darringer et al., "A New Look at Logic Synthesis", 17th DA Conference 1980, pp. 543-549.
"Methods Used in an Automatic Logic Design Generator (ALERT)" by Friedman et al., IEEE Trans. on Computer, vol. C--18, No. 7, Jul. 1969, pp. 593-614.
"Quality of Designs from an Automatic Logic Generator (ALERT)" by Friedman et al., 7th DA Conference 1970, pp. 71-89.
"Design Automation of Digital Systems" by M. Breuer, Prentice--Hall, 1972, pp. 21-101.
"Logic Design of Digital System" by D. L. Dietmeyer, Allynt Bacon, Boston, 1978, pp. 156-238.
"Logic Synthesis Through Lead Transformations" by Darringer et al., IBM Journal of Research and Development, vol. 25, No. 4, Jul. 1981, pp. 272-280.

Affiliated with

Also associated with

Rating

Incremental logic synthesis method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Incremental logic synthesis method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Incremental logic synthesis method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1429754