Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2005-11-04
2009-08-04
Rodriguez, Paul L (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S015000
Reexamination Certificate
active
07571086
ABSTRACT:
A netlist description of a circuit is processed to classify some signals of the circuit as essential signals and to classify all other signals of the circuit as non-essential signals. Thereafter when simulating behavior of the entire circuit in response to input signals supplied over some time interval, a simulator saves first simulation data representing behavior of the circuit's essential signals during the time interval. Thereafter the simulator is programmed to re-simulate behavior of only a selected subcircuit of the circuit during only a selected subinterval of the full time interval based on behavior of essential signals described by the first simulation data. During the re-simulation, the simulator saves second simulation data representing behavior of both essential and non-essential signals of the subcircuit to provide a more complete picture of the behavior of the selected subcircuit during the selected subinterval. Before the initial full-circuit simulation, each signal is classified as an essential signal when its behavior during the full-circuit simulation must be represented by the first simulation data in order to provide sufficient information to program the simulator to re-simulate the behavior any selected subcircuit during any selected subinterval. All other circuit signals are classified as non-essential signals whose behavior need not be represented by the saved first simulation data.
REFERENCES:
patent: 5838947 (1998-11-01), Sarin
patent: 6321363 (2001-11-01), Huang et al.
patent: 6389379 (2002-05-01), Lin et al.
patent: 7379855 (2008-05-01), Oda et al.
patent: 2002/0133325 (2002-09-01), Hoare et al.
patent: 2002/0152060 (2002-10-01), Tseng
IEEE Standard VHDL Language Reference Manual, IEEE Std 1076, 2000 Edition, OPAC Link: http://ieeexplore.ieee.org/servlet/opac?punumber=7180.
Intusoft, 1988-1996, IsSPICE4 User's Guide, pp. 1-418.
Chang Ying-Tsai
Hsu Yu-Chin
Liu Tayung
Kim Eunhee
Rodriguez Paul L
Smith-Hill & Bedell, P.C.
Springsoft USA, Inc.
LandOfFree
Incremental circuit re-simulation system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Incremental circuit re-simulation system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Incremental circuit re-simulation system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4118744