In-line solid state time delay device

Details In-line solid state time delay device In-line solid state time delay device

1981-12-31

1985-12-31

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307252J, 307252N, H03K 5159, H03K 1760

Patent

active

045623660

ABSTRACT:
A two-terminal in-line time delay device incorporating upon the initiation of in-put power into the device a pulsing component which, after a selected time delay, provides a gating pulse for a line-to-load series connected SCR. As the SCR is switched on, a connected transistor is turned on to provide a continuous gating current for the SCR which allows load-to-line current flow.

REFERENCES:
patent: 3131318 (1964-04-01), Snyder et al.
patent: 3313997 (1967-04-01), Pinckaers
patent: 3377125 (1968-04-01), Zielinski
patent: 3404291 (1968-10-01), Green et al.
patent: 3417296 (1968-12-01), Wallentowitz
patent: 3846644 (1974-11-01), Takagi et al.

Affiliated with

Also associated with

Rating

In-line solid state time delay device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with In-line solid state time delay device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and In-line solid state time delay device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1026301