In-line deposition processes for circuit fabrication

Details In-line deposition processes for circuit fabrication In-line deposition processes for circuit fabrication

2007-11-20

2007-11-20

Chen, Bret (Department: 1762)

Coating processes

Electrical product produced

Integrated circuit, printed circuit, or circuit board

C427S096100, C427S096800, C427S248100, C427S282000

Reexamination Certificate

active

10940448

ABSTRACT:
A method for circuit fabrication includes positioning first and second webs of film in proximity to each other, wherein the second web of film defines a deposition mask, and deposition material on the first web of film through the deposition mask pattern defined by the second web of the to create at least a portion of an integrated circuit.

REFERENCES:
patent: 3669060 (1972-06-01), Page et al.
patent: 3683847 (1972-08-01), Carleton
patent: 3735728 (1973-05-01), Krumme et al.
patent: 3995283 (1976-11-01), Dougherty
patent: 4096821 (1978-06-01), Greeneich et al.
patent: 4278528 (1981-07-01), Kuehnle et al.
patent: 4335161 (1982-06-01), Luo
patent: 4369730 (1983-01-01), Izu et al.
patent: 4389970 (1983-06-01), Edgerton
patent: 4519339 (1985-05-01), Izu et al.
patent: 4542711 (1985-09-01), Izu et al.
patent: 4585537 (1986-04-01), Nakayama et al.
patent: 4676193 (1987-06-01), Martin
patent: 4677738 (1987-07-01), Izu et al.
patent: 4679311 (1987-07-01), Lakhani et al.
patent: 4684435 (1987-08-01), Kishi et al.
patent: 4746548 (1988-05-01), Boudreau et al.
patent: 4883359 (1989-11-01), Ina et al.
patent: 4915057 (1990-04-01), Boudreau et al.
patent: 4937121 (1990-06-01), Maligie
patent: 4963921 (1990-10-01), Kariya et al.
patent: 5122392 (1992-06-01), Takeuchi et al.
patent: 5154797 (1992-10-01), Blomquist et al.
patent: 5304274 (1994-04-01), Crownover et al.
patent: 5382773 (1995-01-01), Kurihara et al.
patent: 5397607 (1995-03-01), Shields et al.
patent: 5534969 (1996-07-01), Miyake
patent: 5539153 (1996-07-01), Schwiebert et al.
patent: 5556590 (1996-09-01), Hull
patent: 5626784 (1997-05-01), Simons
patent: 5682228 (1997-10-01), Miyake
patent: 5710619 (1998-01-01), Jain et al.
patent: 5716742 (1998-02-01), Doran
patent: 5728224 (1998-03-01), Laurent et al.
patent: 5946551 (1999-08-01), Dimitrakopoulos et al.
patent: 6071597 (2000-06-01), Yang et al.
patent: 6087196 (2000-07-01), Sturm et al.
patent: 6091196 (2000-07-01), Codama
patent: 6106627 (2000-08-01), Yializis
patent: 6224448 (2001-05-01), Tada et al.
patent: 6255775 (2001-07-01), Ikuko et al.
patent: 6259408 (2001-07-01), Brady et al.
patent: 6285001 (2001-09-01), Fleming et al.
patent: 6403397 (2002-06-01), Katz
patent: 6413790 (2002-07-01), Duthaler et al.
patent: 6447612 (2002-09-01), Moriyama et al.
patent: 6455931 (2002-09-01), Hamilton et al.
patent: 6589382 (2003-07-01), Clark et al.
patent: 6603453 (2003-08-01), Yamazaki et al.
patent: 6660437 (2003-12-01), Friedrich et al.
patent: 6667215 (2003-12-01), Theiss et al.
patent: 6897164 (2005-05-01), Baude et al.
patent: 2001/0002583 (2001-06-01), Eller
patent: 2001/0023090 (2001-09-01), Lee
patent: 2001/0026975 (2001-10-01), Ando
patent: 2002/0062785 (2002-05-01), Kim et al.
patent: 2002/0102811 (2002-08-01), Farrow et al.
patent: 2002/0110733 (2002-08-01), Johnson
patent: 2002/0111035 (2002-08-01), Atobe et al.
patent: 2003/0016025 (2003-01-01), Martter et al.
patent: 2003/0091751 (2003-05-01), Tsuruta et al.
patent: 2003/0150384 (2003-08-01), Baude et al.
patent: 2003/0151118 (2003-08-01), Baude et al.
patent: 2003/0152691 (2003-08-01), Baude et al.
patent: 2004/0087009 (2004-05-01), Schembri
patent: 2004/0106262 (2004-06-01), Theiss et al.
patent: 2004/0131761 (2004-07-01), Shakespeare
patent: 2004/0150804 (2004-08-01), Iizuka et al.
patent: 2005/0106986 (2005-05-01), Cok et al.
patent: 3128982 (1983-02-01), None
patent: 0 118 576 (1984-09-01), None
patent: 0 719 638 (1996-07-01), None
patent: 1 003 221 (2000-05-01), None
patent: 1 036 858 (2000-09-01), None
patent: 2 276 589 (1994-10-01), None
patent: 54-65764 (1979-05-01), None
patent: 61-130480 (1986-06-01), None
patent: 5-78818 (1993-03-01), None
patent: 5-228669 (1993-09-01), None
patent: 9-27454 (1997-01-01), None
patent: WO 99/09456 (1999-02-01), None
patent: WO 99/30336 (1999-06-01), None
patent: WO 99/39373 (1999-08-01), None
patent: WO 99/54786 (1999-10-01), None
Brody, “Large Area Masking Techniques for Thin Film Transistor Arrays,” SPIE, vol. 100, Semiconductor Microlithography II, pp. 140-150(1977).
Weimer, “The TFT—A New Thin-Film Transistor,” Proceedings of the IRE, pp. 1462-1469(1962).
Brody et al., “Flexible Thin-Film Transistors Stretch Performance, Shrink Cost,” Research, (1969), pp. 20-23.
Schon et al., “Fast Organic Electronic Circuits Based on Ambipolar Pentacene Field-Effect Transistors,” Applied Physics Letters, (2001), pp. 4043-4044, vol. 79, No. 24.
Gouy et al., “Deposition of Organic Semiconductor Through Silicon Shadow Masks for Integrated Led of Silicon”, Rapport Scientifique, (2001), pp. 1-4.
Kim et al., “Photoplastic Shadow-Masks for Rapid Resistless Multi-Layer Micropatterning”, The 11thInternational Conference on Solid-State Sensors and Actuators, (Jun. 10-14, 2001), pp. 1632-1635, Munich, Germany.
Kim et al., “Dry-Lift-Off Patterning on Fragile Surfaces Using MEMS Shadow Masks”, The 14thEuropean Conference on Solid-State Transducers, (Aug. 27-30, 2000), pp. 619-622, Copenhagen, Denmark.

Affiliated with

Also associated with

Rating

In-line deposition processes for circuit fabrication does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with In-line deposition processes for circuit fabrication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and In-line deposition processes for circuit fabrication will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3887528