Data processing: structural design – modeling – simulation – and em – Emulation – In-circuit emulator
Reexamination Certificate
2007-06-26
2007-06-26
Rodriguez, Paul (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Emulation
In-circuit emulator
C714S028000
Reexamination Certificate
active
10004197
ABSTRACT:
A halt control gatekeeper for an In-Circuit Emulation system. Halt commands are implemented through a gatekeeper forming a portion of a virtual microcontroller that operates in lock-step synchronization with a real microcontroller under test. When a halt command is received, the gatekeeper determines if the microcontroller is in a sleep mode and, if so, appropriately notifies a host computer and queues up a halt command. If the microcontroller is not in a sleep mode, the gatekeeper simply queues a halt command and notifies the host computer when the microcontroller has halted and it is safe to perform debug operations on the virtual microcontroller.
REFERENCES:
patent: 5127103 (1992-06-01), Hill et al.
patent: 5202687 (1993-04-01), Distinti
patent: 5371878 (1994-12-01), Coker
patent: 5572665 (1996-11-01), Nakabayashi
patent: 5691898 (1997-11-01), Rosenberg et al.
patent: 5802290 (1998-09-01), Casselman
patent: 5911059 (1999-06-01), Profit, Jr.
patent: 6034538 (2000-03-01), Abramovici
patent: 6058263 (2000-05-01), Voth
patent: 6144327 (2000-11-01), Distinti et al.
patent: 6366878 (2002-04-01), Grunert
patent: 6460172 (2002-10-01), Insenser Farre et al.
patent: 6618854 (2003-09-01), Mann
patent: 6816544 (2004-11-01), Bailey et al.
patent: 6922821 (2005-07-01), Nemecek
patent: 6957180 (2005-10-01), Nemecek
patent: 6967960 (2005-11-01), Bross et al.
patent: 2002/0116168 (2002-08-01), Kim
patent: 2002/0156885 (2002-10-01), Thakkar
patent: 2002/0156998 (2002-10-01), Casselman
Daniel B. Sedory, “A Guide to DEBUG”, 2004, retrieved on May 20, 2005 from http://www.geocites.com/thestarman3/asm/debug/debug2.htm, pp. 1-11.
“Microsoft Files Summary Judgement Motions”, Feb. 1999, Microsoft PressPass, retrieved on May 20, 2005 from http://www.microsoft.com/presspass/press/1999/Feb99/Calderapr.asp, pp. 1-6.
Anonymous, “Using Debug”, 1999, Prentice-Hall Publishing, pp. 1-20.
XEROX, “Mesa Debugger Documentation”, Apr. 1979, XEROX Systems Development Department, Version 5.0, pp. 1-30.
Bursky, “FPGA Combines Multiple Interfaces and Logic,” Electronic Design, vol. 48 No. 20 pp. 74-78 (Oct. 2, 2000).
Anonymous, “Warp Nine Engineering-The IEEE 1284 Experts-F/Port Product Sheet,” undated web page found at http://www.fapo.com/fport.htm.
Anonymous, F/Port: Fast Parallel Port for the PC: Installation Manual: Release 7.1, circa 1997, available for download from http://www.fapa.com/fport.htm.
CYPR-CD00182; “In-System Chip Emulator Architecture”, Oct. 10, 2001 U.S. Appl. No. 09/975,115; Snyder et al.
CYPR-CD00183; “Capturing Test/Emulation and Enabling Real-Time Debugging Using FPGA for In-Circuit Emulation”, Oct. 10, 2001; U.S. Appl. No. 09/975,104; Snyder.
CYPR-CD00185; “Emulator Chip-Board Architecture and Interface”; Oct. 1, 2001; U.S. Appl. No. 09/975,030; Snyder et al.
CYPR-CD00186; “Method for Breaking Execution of Test Code in a DUT and Emulator Chip Essentially Simultaneously and Handling Complex Breakpoint Events”; Oct. 10, 2001; U.S. Appl. No. 09/975,338; Nemecek et al.
Nemecek Craig
Roe Steve
Cypress Semiconductor Corporation
Proctor Jason
Rodriguez Paul
LandOfFree
In-circuit emulator with gatekeeper based halt control does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with In-circuit emulator with gatekeeper based halt control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and In-circuit emulator with gatekeeper based halt control will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3867233