Classifying – separating – and assorting solids – Adhesion – With selective differentiation
Patent
1997-03-28
1999-01-05
Teska, Kevin J.
Classifying, separating, and assorting solids
Adhesion
With selective differentiation
395500, 209166, G06F 9455
Patent
active
058570942
ABSTRACT:
An integrated circuit (IC) includes multiple circuits and functions which share multiple internal signal buses, three physical and five logical, according to distributed bus access and control arbitration. The multiple internal signal buses are shared among three tiers of internal circuit functions: a central processing unit and a DMA controller; a DRAM controller and a bus interface unit; and peripheral interface circuits, such as PCMCIA and display controllers. Two of the physical buses correspond to two of the logical buses and are used for communications within the IC. The third physical bus corresponds to three of the logical buses and is used for communications between the IC and circuits external to the IC. Arbitration for accessing and controlling the various signal buses is distributed both within and among the three tiers of internal circuit functions. Maximum performance is thereby achieved from the circuit functions accessed most frequently, while still achieving high performance from those circuit functions accessed less frequently. The IC may provided with a processor core with features that support In-Circuit Emulation (ICE).
REFERENCES:
patent: 4674089 (1987-06-01), Poret et al.
patent: 4926323 (1990-05-01), Baror et al.
patent: 5189319 (1993-02-01), Fung et al.
patent: 5204953 (1993-04-01), Dixit
patent: 5222240 (1993-06-01), Patel
patent: 5226047 (1993-07-01), Catlin
patent: 5241631 (1993-08-01), Smith et al.
patent: 5254888 (1993-10-01), Lee et al.
patent: 5259006 (1993-11-01), Price et al.
patent: 5321828 (1994-06-01), Phillips et al.
patent: 5404473 (1995-04-01), Papworth et al.
patent: 5408626 (1995-04-01), Dixit
patent: 5440747 (1995-08-01), Kiuchi
patent: 5442757 (1995-08-01), McFarland et al.
patent: 5481689 (1996-01-01), Stamm et al.
patent: 5542058 (1996-07-01), Brown, III et al.
patent: 5564041 (1996-10-01), Matsui et al.
patent: 5574892 (1996-11-01), Christensen
patent: 5603017 (1997-02-01), Intrater et al.
patent: 5608881 (1997-03-01), Masumura et al.
patent: 5619726 (1997-04-01), Seconi et al.
patent: 5619728 (1997-04-01), Jones et al.
patent: 5630102 (1997-05-01), Johnson et al.
Weiss, "PowerPC goes after X86PCs and embedded system" 7 Jun. 1994, pp. 32-37, Computer Design.
Brewer, et al. "A Single-Chip Digital Signal Processing Subsystem" 21 Jan. 1994, vol. 6, pp. 265-272, International Conference on Wafer Scale Integration.
Serra, Micaela & Dervisoglu, Bulent I, "Testing", Chapter 79, The Electrical Engineering Handbook, Richard C. Dorf, Editor-in-Chief, CRC Press, Inc., 1993, pp. 1808-1837.
"8237A High Performance Programmable DMA Controller (8237A,8237A-4, 8237A-5)", Peripheral Components, Intel, 1992, pp. 3-14 thru 3-50.
Kane, Gerry, "R2000 Processor Programming Model", Prentice Hall, 1989, Chapter 2, MIPS RISC Architecture, MIPS Computer Systems, Inc.
Intel Corporation, i486 Micro Processor Hardware Reference Manual, Intel, 1990, Processor Bus, pp. 3-28 thru 3-32.
L-T Wang et al., "Feedback Shift Registers For Self-Testing Circuits", VLSI Systems Design, Dec. 1986.
Masakazu Shoji, "CMOS Dynamic Gates", Chapter 5, AT&T CMOS Digital Circuit Technology, Prentice Hall, 1988, pp. 210-257.
Guthrie, Charles, "Power-On Sequencing For Liquid Crystal Displays; Why, When, And How", Sharp Application Notes, Sharp Corporation, 1994, pp. 2-1 thru 2-9.
Bernd Moeschen, "NS32SP160--Feature Communication Controller Architecture Specification", National Semiconductor, Rev. 1.0, May 13, 1993.
Agarwal, Rakesh K., 80x86 Architecture and Programming, vol. II: Architecture Reference, Chapter 4, Prentice Hall, 1991, pp. 542-543.
Intel486 Microprocessor Family Programmer's Reference Manual, Intel Corporation, 1993.
"8237A High Performance Programmable DMA Controller (8237A, 8237A-4, 8237-5)", Peripheral Components, Intel, pp. 3-14 thru 3-50.
Kane, Gerry, "R2000 Processor Programming Model", Chapter 2, MIPS RISC Architecture, MIPS Computer Systems, Inc.
Hennessy, John et al., "Interpreting Memory Addresses", Computer Architecture A Quantitative Approach, pp. 95-97, Morgan Kaufmann Publishers, Inc., 1990.
Power PC601 Reference Manual, IBM, 1994, Chapter 9, "System Interface Operation", pp. 9-15 thru 9-17.
Intel Corp. Microsoft Corp., Advanced Power Management (APM) BIOS Interface Specification, Revision 1.1, Sep. 1993.
Intel Corporation, i486 Micro Processor Hardware Reference Manual, Processor Bus, pp. 3-28 thru 3-32.
Irshadullah M.
National Semiconductor Corp.
Teska Kevin J.
LandOfFree
In-circuit emulator for emulating native clustruction execution does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with In-circuit emulator for emulating native clustruction execution , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and In-circuit emulator for emulating native clustruction execution will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-868655