In-chip structures and methods for removing heat from...

Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With provision for cooling the housing or its contents

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S276000, C257SE21407, C174S250000, C361S780000, C438S122000

Reexamination Certificate

active

07656027

ABSTRACT:
An in-chip system and method for removing heat from integrated circuits is disclosed. One embodiment is a substrate with a front side and a back side. The front side of the substrate is capable of having formed thereon a plurality of transistors. A plurality of structures within the substrate contain a solid heat conductive media comprising carbon nanotubes and/or a metal, such as copper. At least some of the plurality of structures extend from the back side of the substrate into the substrate. In some embodiments, the carbon nanotubes are formed within the substrate using a catalyst.

REFERENCES:
patent: 5621616 (1997-04-01), Owens et al.
patent: 5818700 (1998-10-01), Purinton
patent: 5837081 (1998-11-01), Ting et al.
patent: 5926370 (1999-07-01), Cromwell
patent: 5955781 (1999-09-01), Joshi et al.
patent: 5965267 (1999-10-01), Nolan et al.
patent: 6156256 (2000-12-01), Kennel
patent: 6231744 (2001-05-01), Ying et al.
patent: 6340822 (2002-01-01), Brown et al.
patent: 6359288 (2002-03-01), Ying et al.
patent: 6383923 (2002-05-01), Brown et al.
patent: 6407922 (2002-06-01), Eckblad et al.
patent: 6432740 (2002-08-01), Chen
patent: 6448509 (2002-09-01), Huemoeller
patent: 6452274 (2002-09-01), Hasegawa et al.
patent: 6504292 (2003-01-01), Choi et al.
patent: 6713151 (2004-03-01), Dean et al.
patent: 6744072 (2004-06-01), Romano et al.
patent: 6800886 (2004-10-01), Awano
patent: 6855376 (2005-02-01), Hwang et al.
patent: 6856016 (2005-02-01), Searls et al.
patent: 6864571 (2005-03-01), Arik et al.
patent: 6891724 (2005-05-01), De Lorenzo et al.
patent: 6921462 (2005-07-01), Montgomery et al.
patent: 6924335 (2005-08-01), Fan et al.
patent: 6962823 (2005-11-01), Empedocles et al.
patent: 6965513 (2005-11-01), Montgomery et al.
patent: 6988531 (2006-01-01), Chrysler et al.
patent: 6989325 (2006-01-01), Uang et al.
patent: 2002/0090501 (2002-07-01), Tobita
patent: 2002/0100581 (2002-08-01), Knowles et al.
patent: 2002/0130407 (2002-09-01), Dahl et al.
patent: 2002/0145194 (2002-10-01), O'Connor et al.
patent: 2002/0163079 (2002-11-01), Awano
patent: 2003/0111333 (2003-06-01), Montgomery et al.
patent: 2003/0117770 (2003-06-01), Montgomery et al.
patent: 2003/0179559 (2003-09-01), Engelhardt et al.
patent: 2003/0231471 (2003-12-01), De Lorenzo et al.
patent: 2004/0005736 (2004-01-01), Searls et al.
patent: 2004/0013598 (2004-01-01), McElrath et al.
patent: 2004/0053053 (2004-03-01), Jiang et al.
patent: 2004/0101468 (2004-05-01), Liu et al.
patent: 2004/0146560 (2004-07-01), Whiteford et al.
patent: 2004/0150100 (2004-08-01), Dubin et al.
patent: 2004/0182600 (2004-09-01), Kawabata et al.
patent: 2004/0184241 (2004-09-01), De Lorenzo et al.
patent: 2004/0191158 (2004-09-01), Liu et al.
patent: 2004/0218362 (2004-11-01), Amaro et al.
patent: 2004/0261978 (2004-12-01), Zhan et al.
patent: 2004/0261987 (2004-12-01), Zhang et al.
patent: 2004/0265489 (2004-12-01), Dubin
patent: 2004/0266063 (2004-12-01), Montgomery et al.
patent: 2004/0266065 (2004-12-01), Zhang et al.
patent: 2005/0006754 (2005-01-01), Arik et al.
patent: 2005/0037204 (2005-02-01), Osiander et al.
patent: 2005/0061496 (2005-03-01), Matabayas
patent: 2005/0067693 (2005-03-01), Nihei et al.
patent: 2005/0092464 (2005-05-01), Leu et al.
patent: 2005/0116336 (2005-06-01), Chopra et al.
patent: 2005/0136248 (2005-06-01), Leu et al.
patent: 2005/0139642 (2005-06-01), Koning et al.
patent: 2005/0139991 (2005-06-01), White et al.
patent: 2005/0150887 (2005-07-01), Taya et al.
patent: 2005/0167647 (2005-08-01), Huang et al.
patent: 2005/0224220 (2005-10-01), Li et al.
patent: 2005/0238810 (2005-10-01), Scaringe et al.
patent: 2005/0260412 (2005-11-01), Gardner
patent: 2005/0269726 (2005-12-01), Matabayas, Jr.
patent: 1329953 (2003-08-01), None
patent: WO 03/054958 (2003-07-01), None
patent: WO 03/072679 (2003-09-01), None
patent: WO 03/107419 (2003-12-01), None
Banerjee, Kaustav, et al., “3-D Heterogeneous ICs: A Technology for the Next Decade and Beyond”,5th IEEE Workshop on Signal Propagation on Interconnects, Venice, Italy, May 13-16, 2001.
Cassell, Alan, “Directed Growth of Free-Standing Single-Walled Carbon Nanotubes”,J Am. Chemical Society, 1999, 121, pp. 7975-7976.
Chiang, Ting-Yen, “A New Analytical Thermal Model for Multilevel ULSI Interconnects Incorporating Via Effect”, Center for Integrated Systems, Stanford University (no date given).
Chiang, Ting-Yen, et al., “Effect of Via Separation and Low-k Dielectric Materials on the Thermal Characteristics of Cu Interconnects”,IEDM 2000(no date).
Cui, Yi, et al., “Doping and Electrical Transport in Silicon Nanowires”,Journal of Physical Chemistry. vol. 104, No. 22, Jun. 8, 2000, pp. 5213-5216.
de Pablo, P.J., “A Simple, Reliable Technique For Making Electrical Contact To Multiwalled Carbon Nanotubes”,Applied Physics Letters, vol. 74, No. 2, Jan. 11, 1999, pp. 323-325.
Delzeit, Lance, et al., “Growth Of Carbon Nanotubes By Thermal And Plasma Chemical Vapour Deposition Processes And Applications In Microscopy”,Nanotechnology, vol. 13, May 23, 2002, pp. 280-284.
Delzeit, Lance, et al., “Growth Of Multiwall Carbon Nanotubes In An Inductively Coupled Plasma Reactor”,Journal of Applied Physics, vol. 91, No. 9, May 1, 2002, pp. 6027-6033.
Goodson, K.E., et al., “Improved Heat Sinking For Laser-Diode Arrays Using Microchannels In CVD Diamond”,IEE Transactions on Components, Packaging, and Manufacturing Technology, Part B, Advanced Packaging, vol. 20, Issue 1, Feb. 1997. pp. 104-109.
Hone, J., et al., “Thermoelectric Power of Single-Walled Carbon Nanotubes”,Physical Review Letters, vol. 80, No. 5, Feb. 2, 1998, pp. 1042-1045.
Huang, Z.P., et al. “Growth Of Highly Oriented Carbon Nanotubes By Plasma-Enhanced Hot Filament Chemical Vapor Deposition”,Applied Physics Letters, vol. 73, No. 26, Dec. 28, 1998, pp. 3845-3847.
International Semiconductor Road Map(ITRS-2001), Section on Interconnect, http://public/itrs.net/files/2001ITRS/interconnect.pdf.
Jun Li et al., Bottom Up Approach for Carbon Nanotube Interconnects, Applied Phys. Letter, Apr. 18, 2003, 2491-2493, vol. 82, No. 15, American Institute of Physics.
Jun Li et al., “Electronic Properties of Multiwalled Carbon Nanotubes in an Embedded Vertical Array”, Applied Phys. Letters 29, Jul. 2002, 910-912, vol. 81, No. 5, American Institute of Physics.
Kim, Mun Ja, et al., “Growth Characteristics of Carbon Nanotubes via Aluminum Nanopore Template on Si Substrate Using PECVD”, Elsevier Thin Solid Films, vol. 425, 2003, pp. 312-317.
Kong, Jing, et al. “Synthesis of Individual Single-Walled Carbon Nanotubes On Patterned Silicon Wafers”,Nature, vol. 395, Oct. 29, 1998, pp. 878-881.
Kurabayashi, K, et al., “Precision Measurement and Mapping of Die-Attach Thermal Resistance”,IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part A: Advanced Packaging, vol. 21, Issue 3, Sep. 1998. pp. 506-514.
Liu, Jie, et al., “Controlled Deposition Of Individual Single-Walled Carbon Nanotubes On Chemically Functionalized Templates”,Chemical Physics Letters, 303, Apr. 2, 1999, pp. 125-129.
McEuen, Paul L., et al., “Single-Walled Carbon Nanotube Electronics”,IEEE Transactions on Nanotechnology, vol. 1, No. 1, Mar. 2002, pp. 78-85.
Meyyappan, M., et al., “Carbon Nanotube Growth by PECVD: a review”, Plasma Sources Science and Technology, vol. 12, Apr. 2, 2003, pp. 205-216.
Ren, Z.F., et al., “Synthesis of Large Arrays of Well-Aligned Carbon Nanotubes on Glass”,Science, vol. 282, Nov. 6, 1998, pp. 1105-1107.
Shi, Li., “A Microdevice for Measuring Thermophysical Properties of Nanowires and Nanotubes”,2001 ASME International Mechanical Engineering Congress and Exposition, Nov. 11-16, 2001, pp. 359-362.
Shi, Li., “Scanning Thermal Microscopy Of Carbon Nanotubes Using Batch-Fabricated Probes”,Applied Physics Lettersvol. 77, No. 26, Dec. 25, 2000, pp. 4295-4

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

In-chip structures and methods for removing heat from... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with In-chip structures and methods for removing heat from..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and In-chip structures and methods for removing heat from... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4215353

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.