In an interactive network board, a method and apparatus for prev

Details In an interactive network board, a method and apparatus for prev In an interactive network board, a method and apparatus for prev

1992-11-18

1996-08-27

Chan, Eddie P.

Boots, shoes, and leggings

364DIG2, 36496576, 395113, 39520002, 395309, 395490, G06F 1216

Patent

active

055509975

ABSTRACT:
Method and apparatus for loading a ROM image into PROM comprises loading a ROM image into a dynamic random access memory, verifying the accuracy of the ROM image in the dynamic random access memory, and receiving a command to flash EPROM with the stored ROM image. A hardware interlock mechanism is deactivated by a two-step command procedure so as to enable flashing the EPROM. Specifically, a predetermined bit pattern is written to a first predetermined address on an address bus, one bit being latched to cause a flash signal to be output to a transistor switch and to be pre-loaded at a flip flop. A second predetermined address is read from so as to clock the flip flop. The output of the flip flop closes the transistor switch allowing the flash enable signal to reach the EPROM. The EPROM is erased, after which the ROM image is loaded into the PROM.

REFERENCES:
patent: 4441162 (1984-04-01), Lillie
patent: 4751648 (1988-06-01), Sears, III et al.
patent: 4794558 (1988-12-01), Thompson
patent: 4797881 (1989-01-01), Ben-Artzi
patent: 5197034 (1993-03-01), Fandrich et al.

Affiliated with

Also associated with

Rating

In an interactive network board, a method and apparatus for prev does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with In an interactive network board, a method and apparatus for prev, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and In an interactive network board, a method and apparatus for prev will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1063179