Patent
1982-06-24
1989-01-24
Carroll, J.
357 49, 357 55, H01L 2904, H01L 2712
Patent
active
048004170
ABSTRACT:
In an improved metal-oxide-semiconductor (MOS) device a polycrystalline semiconductor region is buried in a monocrystalline semiconductor substrate at the isolation region between elements of the device. A deep and narrow groove of about 1 .mu.m is formed by reactive ion etching in which the polycrystalline silicon is deposited by chemical vapor deposition. Surface polycrystalline semiconductor is removed by etching resulting in only the polycrystalline semiconductor buried in the substrate which is implanted with ions. Alternatively, polycrystalline semiconductor is deposited only in the bottom portion of the groove, ion implanted and an insulator film is formed in the remaining portion of the groove for fully isolating the polycrystalline region. Semiconductor devices prepared in accordance with the invention have flattened surfaces, reduced crystal defects and permit further miniaturization of the MOS devices.
REFERENCES:
patent: 3871007 (1975-03-01), Wakamiya et al.
patent: 4140558 (1979-02-01), Murphy et al.
patent: 4255207 (1987-03-01), Nicolay et al.
patent: 4255209 (1981-03-01), Morcom et al.
patent: 4272776 (1981-06-01), Weijland et al.
patent: 4309716 (1982-01-01), El-Kareh
patent: 4369565 (1983-01-01), Muramatsu
patent: 4393391 (1983-07-01), Blanchard
patent: 4409609 (1983-10-01), Fukuda
Carroll J.
Seiko Epson Corporation
LandOfFree
Improved semiconductor device having a polycrystalline isolation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Improved semiconductor device having a polycrystalline isolation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Improved semiconductor device having a polycrystalline isolation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-421737