Improved pipelined processor with two stage decoder for exchangi

Details Improved pipelined processor with two stage decoder for exchangi Improved pipelined processor with two stage decoder for exchangi

1989-06-27

1990-07-31

Shaw, Gareth D.

Boots, shoes, and leggings

364955, 3649483, 3649462, G06F 900

Patent

active

049455117

ABSTRACT:
A pipelined processor to improve the efficiency of conventional pipelined instruction processing including a two stage instruction decoder which converts sets of similar conventional instructions having the general formats: "MOV: A R1 R2" and "MOV: B R1 R2" where the letter fields A,B etc. indicate the direction of data transfer between the registers, R1, R2; into a single format instruction which can be processed by one microprogram. The first stage decoder processes one instruction intact and generates an intermediate code for the remaining format instruction. The second stage decoder utilizes the intermediate code to specify the direction of transfer by reversing the sequence of register numbers in the instruction not processed intact by the first stage. The resulting transfer instructions have the same format and thus require one, rather than two, microprograms for execution, making the pipelined processor more efficient.

REFERENCES:
patent: 4586130 (1986-04-01), Butts, Jr. et al.
patent: 4709324 (1987-11-01), Kloker
patent: 4812971 (1989-03-01), Butts, Jr. et al.

Affiliated with

Also associated with

Rating

Improved pipelined processor with two stage decoder for exchangi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Improved pipelined processor with two stage decoder for exchangi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Improved pipelined processor with two stage decoder for exchangi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1402918