Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2002-12-31
2004-06-08
Tran, Andrew Q. (Department: 2824)
Static information storage and retrieval
Addressing
Sync/clocking
C365S203000, C365S230030, C711S158000, C711S167000, C711S168000
Reexamination Certificate
active
06747912
ABSTRACT:
FIELD OF THE INVENTION
The present invention pertains to the field of computer systems. More particularly, this invention pertains to the field of improving memory subsystem performance.
BACKGROUND OF THE INVENTION
Memory subsystems are an important part of today's digital electronic systems, including computer systems. Computer system processors are typically coupled to system memory via a memory controller. Other system components may also access the system memory via the memory controller.
The memory controller communicates with the system memory by way of a variety of signals. At least one clock signal is typically coupled between the memory controller and the system memory. A number of command signals are also coupled between the memory controller and the system memory. Further, a number of address lines and data lines are coupled between the memory controller and the system memory.
The system memory may physically reside on one or more memory modules where each module includes a number of memory devices. The system memory may be logically organized into banks. The system memory may be implemented using synchronous dynamic random access memory (SDRAM) devices.
FIG. 1
is a timing diagram of a typical series of read transactions from system memory. At time T
1
, the memory controller delivers an activate command (ACT) for a first bank (b
1
). The activate command is accompanied by a row address (ROWa) on the address lines. At time T
3
, a read command (READ b
1
) for the first bank is issued accompanied by a column address (COLa) on the address lines. The data (D
0
-D
3
) for this read transaction is returned from the system memory beginning at time T
6
.
At time T
4
the memory controller begins another read transaction by issuing another activate command (ACT) for a second bank (b
2
) accompanied by a row address (ROWb). The read command (READ b
2
) for the second bank is issued at time T
6
along with a column address (COLb). The data (D
0
-D
3
) for this read transaction is returned from the system memory beginning at time T
9
.
Also at time T
9
, a precharge command (PRE b
1
) is issued for the first bank. At time T
10
, another read command (READ b
2
) for the second bank is issued along with a column address (COLc). The data (D
0
-D
3
) for this read command is returned beginning at time T
13
.
An activate command (ACT b
1
) for the first bank follows two clock periods (at time T
11
) after the precharge command issued at time T
9
. The activate command is accompanied by a row address (ROWc). Two clock periods following the activate command, a read command (READ b
1
) is issued for the first bank accompanied by a column address (COLd).
As can be seen by looking at the command stream of
FIG. 1
, the command signals are very active. It would be desirable to make more efficient use of the command bus and to simplify memory controller command scheduler design.
REFERENCES:
patent: 6269433 (2001-07-01), Jones et al.
patent: 6310814 (2001-10-01), Hampel et al.
patent: 6470433 (2002-10-01), Prouty et al.
patent: 6615326 (2003-09-01), Lin
Intel Corporation
Tran Andrew Q.
Wells Calvin E.
LandOfFree
Implied precharge and posted activate command to reduce... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Implied precharge and posted activate command to reduce..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Implied precharge and posted activate command to reduce... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3364684