Cryptography – Particular algorithmic function encoding
Reexamination Certificate
2004-01-27
2010-10-05
Vu, Kimyen (Department: 2435)
Cryptography
Particular algorithmic function encoding
C380S029000, C380S037000
Reexamination Certificate
active
07809132
ABSTRACT:
An AES encryption processor is provided for reducing hardware with improved throughput. The processor is composed of a selector unit selecting an element of a state in response to row and column indices, a S-box for obtaining a substitution value with said selected element used as an index, a coefficient table providing first to fourth coefficients in response to said row index, first to fourth Galois field multiplexers respectively computing first to fourth products, which are obtained by multiplication of said substitution value with first to fourth coefficients, respectively, and an accumulator which accumulates the first to fourth products to develop first to fourth elements of a designated column of a resultant state.
REFERENCES:
patent: 6259790 (2001-07-01), Takagi et al.
patent: 2003/0198345 (2003-10-01), Van Buer
patent: 63-186338 (1988-08-01), None
patent: 11-249921 (1999-09-01), None
patent: 2000-322280 (2000-11-01), None
patent: 2002-23999 (2002-01-01), None
patent: 2003-15522 (2003-01-01), None
patent: 2003-195749 (2003-07-01), None
Federal Information Processing Standards Publication 197, Announcing the Advanced Encryption Standard (AES), Nov. 26, 2001, pp. 1-51.
H. Seike et al., “Trial product of the AES cryptography using FPGA”, The Institute of Electronics, Information and Communication Engineers, Technical Report of IEICE, VLD2001-91, ICD2001-136, FTS2001-38, Nov. 2001.
P. Schaumont et al., “Unlocking the Design Secrets of a 2.29 Gb/s Rijndael Processor”, Design Automation Conference, 2002. Proceeding, 39th2002, pp. 634-639.
M. McLoone et al., “Rijndael FPGA Implementation Utilizing Look-Up Tables”, Signal Processing Systems, 2001 IEEE Workshop, pp. 349-360.
Implementations of AES (Rijndael) in C/C++ and Assembler, “Aescrypt.asm”, Jan. 21, 2003, pp. 1-11.
Moran Randal D
NEC Corporation
Sughrue & Mion, PLLC
Vu Kimyen
LandOfFree
Implementations of AES algorithm for reducing hardware with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Implementations of AES algorithm for reducing hardware with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Implementations of AES algorithm for reducing hardware with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4214180