Implementation of HPNA 2.0 network states in hardware

Details Implementation of HPNA 2.0 network states in hardware Implementation of HPNA 2.0 network states in hardware

2005-06-21

2005-06-21

Sam, Phirin (Department: 2661)

Multiplex communications

Communication techniques for information carried in plural...

Adaptive

C370S509000, C370S438000, C370S902000, C370S250000

Reexamination Certificate

active

06909725

ABSTRACT:
A network state machine which implements the three network states of HPNA 2.0 in hardware has been disclosed. The network state machine implements the three network states using two network states. When a station is in the V1M2 mode, instead of transmitting this frame in the 10M8 format frame with the gap frame, the frame is transmitted in the 1M8 format frame without any gaps in the frame. By implementing this in hardware, the network state machine has a faster response time.

REFERENCES:
patent: 6094441 (2000-07-01), Jung et al.
patent: 6269104 (2001-07-01), McLaughlin et al.
patent: 6292467 (2001-09-01), Keller
patent: 6421735 (2002-07-01), Jung et al.
patent: 6496869 (2002-12-01), Cheng
patent: 6768720 (2004-07-01), Kamstra et al.
patent: 2002/0126693 (2002-09-01), Stark et al.
patent: 2003/0072316 (2003-04-01), Niu et al.

Affiliated with

Also associated with

Rating

Implementation of HPNA 2.0 network states in hardware does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Implementation of HPNA 2.0 network states in hardware, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Implementation of HPNA 2.0 network states in hardware will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3492016