Implementation of double data rate embedded memory in...

Static information storage and retrieval – Addressing – Sync/clocking

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S230050, C365S233100

Reexamination Certificate

active

07460431

ABSTRACT:
A memory block of a programmable device uses a double data rate communication scheme to communicate data with logic cells at a rate of two bits per clock cycle per data line. The memory block can be configured to use the double data rate communication scheme or a single data rate communication scheme. The memory block can switch between either communications scheme as needed to communicate with different portions of the programmable device. If a memory block of a programmable device includes two or more data access ports, an embodiment of a programmable device allows each data access port to be configured for single data rate or double data rate communications independently of other data ports. Any arbitrary logic cell of the programmable device can communicate with a memory block using the double data rate communication scheme by configuring additional logic cells to operate as a double data rate interface.

REFERENCES:
patent: 6094375 (2000-07-01), Lee
patent: 6125078 (2000-09-01), Ooishi et al.
patent: 6151271 (2000-11-01), Lee
patent: 6516363 (2003-02-01), Porter et al.
patent: 6686769 (2004-02-01), Nguyen et al.
patent: 6795360 (2004-09-01), Duh et al.
patent: 7091890 (2006-08-01), Sasaki et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Implementation of double data rate embedded memory in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Implementation of double data rate embedded memory in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Implementation of double data rate embedded memory in... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4045689

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.