Implementation efficient interrupt select mechanism

Details Implementation efficient interrupt select mechanism Implementation efficient interrupt select mechanism

1994-04-14

1996-08-20

Sheikh, Ayaz R.

Boots, shoes, and leggings

395868, 364DIG1, 364230, 3642302, 364240, 364241, 3642412, 3642419, 3642422, G06F 1322

Patent

active

055487629

ABSTRACT:
An implementation efficient interrupt select mechanism which allocates interrupt flags between N interrupt requestors, e.g. communication channels. A multi-channel controller provides the select mechanism with control signals and asserts an interrupt request when a channel, being visited by a scanner, which may be incorporated into the controller, is asserting an interrupt request. If the interrupt flag is available, the number of the channel asserting the request is locked into a latch. The latch remains locked until the interrupt request is cleared, a control signal is received from the controller and the channel being visited by the scanner equals the channel number stored in the latch. The scanner increments from channel to channel regardless of the assertion of the interrupt flag or the locking of the latch. In this manner, a single scanner may be used with any number or interrupt select mechanisms.

REFERENCES:
patent: 3627953 (1969-12-01), Houcke
patent: 3708785 (1973-01-01), Rawson et al.
patent: 3710351 (1973-01-01), Nakamura
patent: 3831151 (1974-08-01), Jones, Jr. et al.
patent: 3921145 (1975-11-01), Emm et al.
patent: 4023143 (1977-05-01), Brannstein
patent: 4059851 (1977-11-01), Nutter, Jr. et al.
patent: 4271505 (1981-06-01), Menota et al.
patent: 4325119 (1982-04-01), Grandmaison
patent: 4420806 (1983-12-01), Johnson, Jr. et al.
patent: 4482954 (1984-11-01), Vrielink et al.
patent: 4719569 (1988-03-01), Ludemann et al.
patent: 4734082 (1988-03-01), Romagosa
patent: 4761762 (1988-08-01), Holmes
patent: 4791553 (1988-12-01), Campanini
patent: 4799148 (1989-01-01), Nishioka
patent: 4807117 (1989-02-01), Itoku et al.
patent: 4814974 (1989-03-01), Marayanan et al.
patent: 4841178 (1989-06-01), Bisson
patent: 4870566 (1989-09-01), Cooper et al.
patent: 4870569 (1989-09-01), Nakatani et al.
patent: 4894565 (1990-01-01), Marquardt
patent: 4897786 (1990-01-01), Pimm et al.
patent: 4907149 (1990-03-01), Gula et al.
patent: 4953081 (1990-08-01), Feal et al.
patent: 4961067 (1990-10-01), Suzuki
patent: 5014190 (1991-05-01), Johnson
patent: 5038275 (1991-08-01), Dujari et al.
patent: 5072363 (1991-12-01), Gallagher
patent: 5081297 (1992-01-01), Lebel et al.
patent: 5088024 (1992-02-01), Vernon et al.
patent: 5111424 (1992-05-01), Donaldson et al.
patent: 5129090 (1992-07-01), Bland et al.
patent: 5155854 (1992-10-01), Flynn et al.
patent: 5201053 (1993-04-01), Benhase et al.
Hardware Assisted Byte Alignment for High-speed Digital Communications Processors; IBM Technical Disclosure Bulletin, vol. 29, No. 2, July 1986, Armonk, NY, U.S. pp. 864-868.

Affiliated with

Also associated with

Rating

Implementation efficient interrupt select mechanism does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Implementation efficient interrupt select mechanism, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Implementation efficient interrupt select mechanism will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2337946