Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead
Reexamination Certificate
2000-10-25
2004-11-09
Tran, Thien F (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
C257S774000, C257S773000
Reexamination Certificate
active
06815816
ABSTRACT:
TECHNICAL FIELD
The present invention relates to semiconductor devices and their methods of manufacture wherein the semiconductor devices have implanted interconnections which are hidden and/or camouflaged so as to inhibit or prevent reverse engineering of the semiconductor device.
BACKGROUND OF THE INVENTION
The design and development of semiconductor Integrated Circuits (ICs) tends to be rather expensive and, in fact, many hours of engineering talent are required to develop the complex structures, processes and manufacturing techniques involved in making modern semiconductor devices and ICs. Indeed, semiconductor ICs over the years have tended to become more complex and therefore the effort involved in achieving a successful design has become very expensive. Many man-hours of highly skilled professional time are required at considerable expense to design and develop a modem integrated circuit.
Others, in order to avoid not only the expense involved in the design and development of integrated circuits, but also to avoid the significant time involved in bringing a new integrated circuit design to the market place, resort to reverse engineering practices for existing integrated circuits to take apart, probe, and otherwise examine these existing ICs to try to determine the physical structures and methods used to make the integrated circuit for subsequent copying. This reverse engineering, which typically relies primarily on obtaining planar optical images of a circuit, in essence tries to bypass the typical product development cycles and expenses involved in producing integrated circuits.
Since the reverse engineer is trying to go for a “free ride” on the efforts of others, various approaches have been developed to try to thwart the reverse engineer, particularly in the field of semiconductor integrated circuits. See, for example, U.S. Pat. No. 4,583,011 wherein the device is given a depletion implant that is virtually invisible to a reverse engineer.
Integrated circuits typically comprise a large number of active devices, typically in the form of transistors, diodes, and the like, which are interconnected by the means of interconnects. The interconnects are often provided by metallic structures which are formed on various levels within an integrated circuit device. Since these metallic structures etch away in the presence of an appropriate etchant at a different rate compared to the other structures found in a semiconductor device (such as semiconducting material, insulating material, and the like), the reverse engineer can discover the presence and the structure of metallic conductors used to interconnect the active devices in an integrated circuit by putting the needed time and energy into the reverse engineering task. However, since this time and energy is less than that required to design a new IC, reverse engineering has its followers. Indeed, the reverse engineer's object is to make a working, slavish copy of the original IC and the reverse engineer cares little about how the original IC was designed. The reverse engineer does not seem to be deterred by the fact that in many countries existing ICs are legally protected against copying by some form of mask works protection. As such, in order to protect the considerable investment made in new IC designs, other or additional steps are needed to deter such slavish copying.
SUMMARY OF THE INVENTION
The present invention provides a method and apparatus for preventing reverse engineering of integrated circuits by hiding interconnects between various devices and structures (for example, diodes, transistors, input/output connections, power supply connections and the like) so as to make it much more difficult for the reverse engineer to determine how the devices and structures, which can be seen on an integrated circuit, are interconnected.
In one aspect, the present invention provides an interconnect for interconnecting two spaced-apart implanted regions of a common conductivity type in an integrated circuit or device. The interconnect comprises a first implanted region forming a conducting channel between the two spaced-apart implanted regions, the conducting channel being of the same common conductivity type and bridging a region between the two spaced-apart regions, and a second implanted region of opposite conductivity type, the second implanted region being disposed between the two spaced-apart implanted regions of common conductivity type and being disposed over the conducting channel.
In another aspect the present invention provides a method of providing and camouflaging an interconnect between two adjacent implanted regions in an integrated circuit or device, the two adjacent implanted regions being of a common conductivity type. The method includes implanting a first region of the same common conductivity type, the first region being disposed between locations where said two adjacent implanted regions either have been or will be formed; and implanting a second region of opposite conductivity type to the common conductivity type, the second region over-lying the first region and having a concentration profile normal to a major surface of the integrated circuit or device with a concentration peak closer to the major surface of the semiconductor device than a concentration peak for the first implanted region.
REFERENCES:
patent: 3673471 (1972-06-01), Klein et al.
patent: 3946426 (1976-03-01), Sanders
patent: 4017888 (1977-04-01), Christie et al.
patent: 4101344 (1978-07-01), Kooi et al.
patent: 4139864 (1979-02-01), Schulman
patent: 4164461 (1979-08-01), Schilling
patent: 4196443 (1980-04-01), Dingwall
patent: 4267578 (1981-05-01), Vetter
patent: 4291391 (1981-09-01), Chatterjee et al.
patent: 4295897 (1981-10-01), Tubbs et al.
patent: 4314268 (1982-02-01), Yoshioka et al.
patent: 4317273 (1982-03-01), Guterman et al.
patent: 4322736 (1982-03-01), Sasaki et al.
patent: 4374454 (1983-02-01), Jochems
patent: 4409434 (1983-10-01), Basset et al.
patent: 4435895 (1984-03-01), Parillo
patent: 4471376 (1984-09-01), Morcom et al.
patent: 4581628 (1986-04-01), Miyauchi et al.
patent: 4583011 (1986-04-01), Pechar
patent: 4603381 (1986-07-01), Guttag et al.
patent: 4623255 (1986-11-01), Suszko
patent: 4727493 (1988-02-01), Taylor, Sr.
patent: 4766516 (1988-08-01), Ozdemir et al.
patent: 4799096 (1989-01-01), Koeppe
patent: 4821085 (1989-04-01), Haken et al.
patent: 4830974 (1989-05-01), Chang et al.
patent: 4939567 (1990-07-01), Kenney
patent: 4962484 (1990-10-01), Takeshima et al.
patent: 4975756 (1990-12-01), Haken et al.
patent: 4998151 (1991-03-01), Korman et al.
patent: 5030796 (1991-07-01), Swanson et al.
patent: 5050123 (1991-09-01), Castro
patent: 5061978 (1991-10-01), Mizutani et al.
patent: 5065208 (1991-11-01), Shah et al.
patent: 5068697 (1991-11-01), Noda et al.
patent: 5070378 (1991-12-01), Yamagata
patent: 5101121 (1992-03-01), Sourgen
patent: 5117276 (1992-05-01), Thomas et al.
patent: 5121089 (1992-06-01), Larson et al.
patent: 5121186 (1992-06-01), Wong et al.
patent: 5132571 (1992-07-01), McCollum et al.
patent: 5138197 (1992-08-01), Kuwana
patent: 5146117 (1992-09-01), Larson
patent: 5168340 (1992-12-01), Nishimura
patent: 5177589 (1993-01-01), Kobayashi et al.
patent: 5202591 (1993-04-01), Walden
patent: 5225699 (1993-07-01), Nakamura
patent: 5227649 (1993-07-01), Chapman
patent: 5231299 (1993-07-01), Ning et al.
patent: 5302539 (1994-04-01), Haken et al.
patent: 5308682 (1994-05-01), Morikawa
patent: 5309015 (1994-05-01), Kuwata et al.
patent: 5317197 (1994-05-01), Roberts
patent: 5336624 (1994-08-01), Walden
patent: 5341013 (1994-08-01), Koyanagi et al.
patent: 5345105 (1994-09-01), Sun et al.
patent: 5354704 (1994-10-01), Yang et al.
patent: 5369299 (1994-11-01), Byrne
patent: 5371390 (1994-12-01), Mohsen
patent: 5376577 (1994-12-01), Roberts et al.
patent: 5384472 (1995-01-01), Yin
patent: 5384475 (1995-01-01), Yahata
patent: 5399441 (1995-03-01), Bearinger et al.
patent: 5404040 (1995-04-01), Hshieh et al.
patent: 5412237 (1995-05-01), Komori et al.
patent: 5441902 (1995-08-01), Hsieh et al.
patent: 54
Baukus James P.
Chow Lap-Wai
Clark Jr. William M.
HRL Laboratories LLC
Ladas & Parry LLP
Tran Thien F
LandOfFree
Implanted hidden interconnections in a semiconductor device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Implanted hidden interconnections in a semiconductor device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Implanted hidden interconnections in a semiconductor device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3289762