Surgery – Diagnostic testing – Detecting brain electric signal
Reexamination Certificate
2006-02-07
2006-02-07
Nasser, Robert L. (Department: 3736)
Surgery
Diagnostic testing
Detecting brain electric signal
Reexamination Certificate
active
06996435
ABSTRACT:
An implantable microvolt-level signal amplifying circuit may be used for resolving electrical signals generated by nerves in the presence of larger amplitude signals generated by muscles, the heart, or external noise sources. The circuit has a low-noise, high Common Mode Rejection Ratio (CMRR) preamplifier, followed by a cascade of stages, which provide filtering and further amplification of the neural signal. The band-pass amplifying circuit can also present high Power Supply Rejection Ratio (PSRR). The output is offset-compensated by a DC restoration stage. Nerve protection circuitry minimizes or blocks DC current flow through the input terminals in the event of semiconductor failure in the preamplifier. The circuit may be incorporated onto a common monolithic circuit with follow-up circuitry for controlling Functional Electrical Stimulation (FES) devices.
REFERENCES:
patent: 3927377 (1975-12-01), Iwazumi
patent: 4750499 (1988-06-01), Hoffer
patent: 5111815 (1992-05-01), Mower
patent: 5339285 (1994-08-01), Straw
patent: 5358514 (1994-10-01), Schulman et al.
patent: 5861778 (1999-01-01), Louagie et al.
patent: 6587725 (2003-07-01), Durand et al.
J. A. Hoffer and K. Kallesøe, “How to Use Nerve Cuffs to Stimulate, Record or Modulate Neural Activity”, Neural Prostheses for Restoration of Sensory and Motor Function, Chapter 5, CRC Press, 2000.
K. Papathanasiou and T. Lehmann, “An Implantable CMOS Signal Conditioning System for Recording Nerve Signals with Cuff Electrodes”,Proceedings of the IEEE International Symposium on Circuits and Systems, pp. V 281-284, Switzerland, May 2000.
T. Sinkjær et al., “Electroneurographic (ENG) Signals from Intradural S3 Dorsal Sacral Nerve Roots in a Patient with SupraSacral Spinal Cord Injury”,Proceedings of the 5thAnnual Conference of the International Function Electrical Stimulation Society, pp. 361-364, Denmark, Jun. 2000.
N. Donaldson et al., “An Implantable Telemeter for Long-Term Electroneurographic Recordings in Animals and Humans”,Proceedings of the 5thAnnual Conference of the International Function Electrical Stimulation Society, pp. 378-381, Denmark, Jun. 2000.
K.D. Strange and J.A. Hoffer, “Gait Phase Information Provided by Sensory Nerve Activity During Walking: Applicability as State Controller Feedback for FES”,IEEE Transactions on Biomedical Engineering, vol. 46, No. 7, pp. 797-809, Jul. 1999.
D.M. Binkley et al., “A Micropower CMOS, Direct-Conversion, VLF Receiver Chip for Magnetic-Field Wireless Applications”,IEEE Journal of Solid-State Circuits, vol. 33, No. 3, pp. 344-358, Mar. 1998.
F. Silveira, D. Flandre and P. Jespers, “A gm/IDBased Methodology for the Design of CMOS Analog Circuits and Its Application to the Synthesis of a Silicon-On-Insulator Micropower OTA”,IEEE Journal of Solid-State Circuits, vol. 31, No. 9, pp. 1314-1319, Sep. 1996.
C. C. Enz et al., “An Analytical MOS Transistor Model Valid in All Regions of Operation and Dedicated to Low-Voltage and Low-Power Applications”,Analog Integrated Circuits and Signal Processing, No. 8, pp. 83-114, 1995.
Z.M. Nikolić et al., “Instrumentation for ENG and EMG Recordings in FES Systems”,IEEE Transactions on Biomedical Engineering, vol. 41, No. 7, pp. 703-706, Jul. 1994.
M.K. Haugland and J.A. Hoffer, “Slip Information Provided by Nerve Cuff Signals: Application in Closed-Loop Control of Functional Electrical Stimulation”,IEEE Transactions on Rehabilitation Engineering, vol. 2, No. 1, pp. 29-36, Mar. 1994.
A.R. Alvarez, “BiCMOS Technology and Applications”, Second Edition, Kluwer Academics Publishers, 1993.
E.A. Vittoz, “Micropower Techniques, Design of VLSI Circuits for Telecommunications and Signal Processing”, Eds. J.E. Franca and Y.P. Tsividis, Prentice Hall, 1993.
G. Nicollini and C. Guiardiani, “A 3.3-V 800-nVrmsNoise, Gain-Programmable CMOS Microphone Preamplifier Design Using Yield Modeling Technique”,IEEE Journal of Solid-State Circuits, vol. 28, No. 8, pp. 915-921, Aug. 1993.
E. Säckinger et al., “A General Relationship Between Amplifier Parameters, and Its Application to PSRR Improvement”,IEEE Transactions on Circuits and Systems, vol. 38, No. 10, Oct. 1991.
E. Säckinger and W. Guggenbühl, “A Versatile Building Block: The CMOS Differential Amplifier”,IEEE Journal of Solid-State Circuits, vol. 22, No. 2, pp. 287-294, Apr. 1987.
R. Gregorian and G.C. Temes, “Analog MOS Integrated Circuits for Signal Processing”, John Wiley & Sons, 1986.
R.P. Jindal, “Noise Associated with Distributed Resistance of MOSFET Gate Structures in Integrated Circuits”,IEEE Transactions on Electron Devices, vol. ed-31, No. 10, pp. 1505-1509, Oct. 1984.
P.R. Gray and R.G. Meyer, “MOS Operational Amplifiers Design—a Tutorial Overview”,IEEE Journal of Solid-State Circuits, vol. sc-17, No. 6, pp. 969-982, Dec. 1982.
Kim, K.H and S.J. Kim, “Noise Characteristic Design of CMOS Source Follower and Voltage Amplifier for Active Semiconductor Microelectrodes for Neural Signal Recording,”Medical&Biological Engineering&Computing 38:469-472, 2000.
Keefer Timothy J.
Nasser Robert L.
Neurostream Technologies Inc.
Seyfarth Shaw LLP
LandOfFree
Implantable signal amplifying circuit for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Implantable signal amplifying circuit for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Implantable signal amplifying circuit for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3688787