Impedance controlled output driver

Details Impedance controlled output driver Impedance controlled output driver

2006-08-15

2006-08-15

Tra, Quan (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Slope control of leading or trailing edge of rectangular or...

C327S112000

Reexamination Certificate

active

07091761

ABSTRACT:
An output driver has an output multiplexor and an output current driver. The output multiplexor receives a data signal and outputs a q-node signal. The output current5river receives the q-node signal and drives a bus based on the q-node signal. The output multiplexor processes the data signal in various ways to generate the q-node signal. The output current driver is responsive to current control bits to select a amount of output drive current. In addition, the output multiplexor is controlled such that the output impedance of the output current driver is maintained within a predetermined range.

REFERENCES:
patent: 5182467 (1993-01-01), Taylor et al.
patent: 5194765 (1993-03-01), Dunlop et al.
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5326988 (1994-07-01), Ishida
patent: 5373477 (1994-12-01), Sugibayashi
patent: 5430400 (1995-07-01), Herlein et al.
patent: 5530377 (1996-06-01), Walls
patent: 5600271 (1997-02-01), Erickson et al.
patent: 5689460 (1997-11-01), Ooishi
patent: 5726990 (1998-03-01), Shimada et al.
patent: 5783956 (1998-07-01), Ooishi
patent: 5821808 (1998-10-01), Fujima
patent: 5887150 (1999-03-01), Schneider et al.
patent: 5933051 (1999-08-01), Tsuchida et al.
patent: 5949254 (1999-09-01), Keeth
patent: 6222354 (2001-04-01), Song
patent: 6342800 (2002-01-01), Stark et al.
patent: 0 463 316 (1992-01-01), None
patent: 0 482 392 (1992-04-01), None
patent: 58-54412 (A) (1983-03-01), None
Allen, Arnold O., “Probability, Statistics, and Queuing Theory with Computer Science Applications”, 2nd Edition, CH 7, pp. 450, 458-459.
Chappell, Terri I. et al., “A 2ns Cycle, 4ns Access 512 kb CMOS ECL SRAM”,IEEE International Solid State Circuits Conference, 1991, pp. 50-51.
Donnelly, Kevin S. et al., “A 660 MB§ Interface Megacell Portable Circuit in 0.3 μm-0.7 μm CMOS ASIC”,IEEE Journal of Solid State Circuits, 31(12):1995-2003 (1996).
Pilo, Harold et al., “A 300 MHz 3.3V 1 Mb SRAM Fabricated in a 0.5 μm CMOS Process”,IEEE International Solid State Circuits Conference, pp. 148-149 (1996).
Schumacher, Hans-Jürgen et al., “CMOS Subnanosecond True-ECL Output Buffer”,IEEE Journal of Solid-State Circuits, 25(1):150-154 (1990).
Sidiropoulos, Stefanos et al., “A 700-Mb/s/pin CMOS Signaling Interface Using Current Integrating Receivers”,IEEE Journal of Solid-State Circuits, 32(5):681-690 (1997).
Yang, Tsen-Shau et al., “A 4-ns 4K×1-bit Two-Port BiCMOS SRAM”,IEEE Journal of D-State Circuits, 23:(5):1030-1040 (1988).
EIA/JDEC, JC-42.3 Committee on RAM Memories, Minutes of Meeting 63, Jul. 21, 1992, Denver, CO.
EIA/JDEC, JC-42.3 Committee on RAM Memories, Minutes of Meeting 64, Sep. 16-17, 1992, Crystal City, VA.

Affiliated with

Also associated with

Rating

Impedance controlled output driver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Impedance controlled output driver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Impedance controlled output driver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3643323