Impedance buffer with reduced settling time

Details Impedance buffer with reduced settling time Impedance buffer with reduced settling time

1983-02-22

1985-09-17

Zazworsky, John

Electrical transmission or interconnection systems

Personnel safety or limit control features

Interlock

307296R, 307475, 307491, 307503, H03K 19092, G11C 2702

Patent

active

045423059

ABSTRACT:
A bipolar impedance buffer contains an input transistor (Q1) whose emitter is coupled to that of a like-polarity intermediate transistor (QN). Its collector is coupled to the base of a like-polarity output transistor (QO), while its base is coupled to the collector of an opposite-polarity transistor (QP). A resistor (RN) coupled between the base and collector of the intermediate transistor significantly reduces the output settling time.

REFERENCES:
patent: 3831040 (1974-08-01), Nanba et al.
patent: 4109215 (1978-08-01), Comer et al.
patent: 4321488 (1982-03-01), Srivastava

Affiliated with

Also associated with

Rating

Impedance buffer with reduced settling time does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Impedance buffer with reduced settling time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Impedance buffer with reduced settling time will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-371469