Imager which has a load transistor connected to each vertical si

Details Imager which has a load transistor connected to each vertical si Imager which has a load transistor connected to each vertical si

1992-03-09

1994-08-02

Mancuso, Joseph

Television

Camera, system and detail

Solid-state image sensor

348308, H04N 314

Patent

active

053350081

ABSTRACT:
The present invention is directed to a CCD image sensing device in which an amplifying transistor for amplifying a photoelectrically-converted signal charge and outputting the amplified signal charge to a vertical signal line is provided at every pixel of a plurality of pixels arrayed in a two-dimensional fashion and a load transistor is connected to each of the vertical signal lines, in which the load transistor is composed of a first field effect transistor having a constant current characteristic and a second field effect transistor acting as a negative feedback resistor function connected in series.

REFERENCES:
patent: 4068148 (1978-01-01), Nomiya et al.
patent: 4274113 (1981-06-01), Ohba et al.
patent: 4300163 (1981-11-01), Wada et al.
patent: 4577231 (1986-03-01), Ohba et al.
patent: 4680476 (1987-07-01), Berger et al.
patent: 4831451 (1989-05-01), Hynecek
patent: 4959723 (1990-09-01), Hashimoto
patent: 5086344 (1992-02-01), D'Luna et al.

Affiliated with

Also associated with

Rating

Imager which has a load transistor connected to each vertical si does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Imager which has a load transistor connected to each vertical si, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Imager which has a load transistor connected to each vertical si will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-67636