Active solid-state devices (e.g. – transistors – solid-state diode – Responsive to non-electrical signal – Electromagnetic or particle radiation
Reexamination Certificate
1998-01-27
2001-05-08
Lee, Eddie C. (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Responsive to non-electrical signal
Electromagnetic or particle radiation
C257S293000, C257S443000, C257S449000, C257S452000, C257S462000, C257S466000, C257S626000, C257S640000, C257S643000
Reexamination Certificate
active
06229192
ABSTRACT:
This invention relates to a method of making an image sensor or a liquid crystal display (LCD), wherein amorphous silicon PIN diodes are utilized as switching/addressing elements and/or light sensing elements. More particulary, this invention relates to a method of making a diode structure, useable in both image sensor and LCD applications, wherein a passivation layer (e.g. silicon nitride or silicon oxide) is applied over the bottom electrode of a PIN diode prior to the formation of the positive (e.g. boron doped), intrinsic, and negative (e.g. phosphorous doped) layers. This additional passivation layer (i) expands the types of metals useable as the bottom electrode, (ii) results in a low leakage PIN (same as NIP) diode, (iii) lessens chamber contamination in reactive ion etching (RIE) tools thereby improving machine uptime, (iv) eliminates the need for post-RIE treatment processes, and (v) results in improved crossover yields.
This application also relates to a related application filed simultaneously herewith entitled METHOD OF MAKING AN IMAGE SENSOR OR LCD INCLUDING SWITCHING PIN DIODES.
BACKGROUND OF THE INVENTION
Electronic matrix arrays find considerable application in image sensors (e.g. X-ray image sensors) and active matrix liquid crystal displays (AMLCDs). Such devices generally include X and Y (or row and column) address lines which are horizontally and vertically spaced apart and cross at an angle to one another thereby forming a plurality of crossover points. Associated with each crossover point is an element (e.g. pixel) to be selectively addressed. These elements in liquid crystal displays are liquid crystal inclusive pixels, while in image sensors these elements are storage capacitors or phtotdiodes. Arrays of these elements are formed on a substrate in both LCDs and image sensors. See, for example, U.S. Pat. Nos. 5,641,974 and 4,728,802 the disclosures of which are hereby incorporated herein by reference.
Typically, a switching or isolation device such as a diode or thin-film transistor (TFT) is associated with each array element. The isolation devices permit the individual elements to be selectively addressed by the application of suitable potentials between respective pairs of the X and Y address lines. Thus, the diodes or TFTs act as switching elements for energizing or otherwise addressing corresponding pixel electrodes in LCD applications, and for addressing storage capacitors or phtotdiodes in imager applications.
The use of PIN (same as NIP) diodes is known. For example, see U.S. Pat. Nos. 4,728,802 and 4,868,616, the disclosures of which is incorporated herein by reference, in which PIN diodes are provided in each of an imager and a liquid crystal display, respectively. However, it is very difficult to control leakage current of PIN diodes and difficult to obtain a robust silicon (Si) etching process with known a-Si (amorphous silicon) based n+/i/p+ PIN/NIP diodes.
Prior art
FIGS. 1 and 2
disclose a known method for making PIN diodes in a sensor application. As shown in
FIG. 1
, substrate
1
is provided. Then, bottom diode metal
3
is deposited on substrate
1
. This bottom metal
3
is then patterned and etched to form the two portions
3
illustrated in
FIGS. 1 and 2
. Thereafter, the n+, intrinsic (i), and p+ a-Si layers are deposited over portions
3
on substrate
1
. Prior to patterning or etching these semiconductor layers, an indium-tin-oxide (ITO) layer is deposited over the p+ layer. After these semiconductor and ITO layers are deposited, they are patterned and etched to form the two diodes illustrated in FIG.
2
. The ITO is first patterned and etched, and thereafter the silicon PIN layers are dry etched. The result is the
FIG. 2
structure including switching PIN diode
5
and light sensitive photodiode
7
.
As shown in
FIG. 2
, switching diode
5
includes bottom metal electrode
3
, n+ a-Si layer
9
, intrinsic a-Si layer
11
, p+ a-Si layer
13
, and overlying ITO top electrode layer
15
. Photodiode
7
includes each of these same layers deposited over larger metal layer portion
3
. The image sensor of
FIG. 2
functions in a known manner.
Unfortunately, the
FIGS. 1-2
method/structure suffers from a number of problems, three of which are described below. First, because silicon (PIN material) is etched in either Cl and/or F based plasmas, which have poor etch selectivity with regard to metals such as Mo, Ti, Ta, and the like, this limits the number of metals which may be used as bottom electrode layer
3
. This problem limits the instant applicants to the use of Cr for bottom metal electrode layer
3
. This, of course, is undesirable.
Second, when CF
4
, CHF
3
based plasmas are used for etching Si, PIN (or NIP) diodes tend to leave polymer residue film on diode sidewalls and glass substrate, and thus post-RIE (reactive ion etching) chemical treatment is typically needed to clean the sidewall(s) of the diodes and glass substrate. This of course is undesirable, as post-RIE treatments are expensive, and difficult to perform satisfactorily.
Third, when Cl
2
plasma is used to etch the silicon, low leakage current may be obtained. However, unfortunately the RIE process chamber becomes severely contaminated by non-volatile metal chloride generated during the overetch process. This contamination is seen in cases of Mo, Cr, and Ta when used as the bottom metal electrode layer
3
. Such contamination can slow the etch rate and induce non-uniformities and therefore increases downtime of the manufacturing process, and leads to increased costs.
It is apparent from the above that there exists a need in the art for an improved PIN diode design, and method of manufacturing same, which (i) results in PIN diodes having low leakage current characteristics; (ii) enables a large variety of metals such as Mo, Ti, Ta, and the like to be used as the bottom electrode layer in the PIN diode; (iii) eliminates the need for Cr target installation and Cr etching development in a wet bench; (iv) substantially reduces chamber contamination and thus improves machine uptime; (v) eliminates post RIE treatment processes; and/or (vi) results in better crossover yield because there will be two insulating layers (e.g. silicon nitride layers) between column and row lines.
It is a purpose of this invention to fulfill the above-described needs in the art, as well as other needs which will become apparent to the skilled artisan from the following detailed description of this invention.
SUMMARY OF THE INVENTION
Generally speaking, this invention fulfills the above-described needs in the art by providing a method of making a PIN diode structure, the method comprising the steps of:
providing a substrate;
providing a bottom electrode on the substrate;
depositing a substantially continuous insulation layer over the bottom electrode;
forming a contact hole in the substantially continuous insulation layer at a location where a PIN diode is to be formed;
depositing a n+ doped semiconductor layer, and intrinsic semiconductor layer, and a p+ doped semiconductor layer on the substrate over the bottom electrode so that one of the p+ doped semiconductor layer and the n+ doped semiconductor layer contacts the bottom electrode through the contact hole;
providing a top electrode layer on the substrate over the p+ doped, n+ doped, and intrinsic semiconductor layers;
patterning the top electrode layer to form a top electrode for the PIN diode; and
etching each of the p+ doped semiconductor layer, the n+ doped semiconductor layer, and the instrinsic semiconductor layer in order to form the PIN diode at the location on the substrate where the contact hole was formed in the insulation layer.
PIN diode structures according to this invention may be used in either X-ray imagers or in liquid crystal displays.
This invention further fulfills the above-described needs in the art by providing a PIN diode structure for use in a imager or in an LCD, the structure comprising:
a substrate;
a bottom electrode on the substr
Laff, Whitesel & Saret, Ltd.
Lee Eddie C.
OIS Optical Imaging Systems, Inc.
Warren Matthew E.
LandOfFree
Image sensor or LCD including switching pin diodes does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Image sensor or LCD including switching pin diodes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Image sensor or LCD including switching pin diodes will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2479483