Facsimile and static presentation processing – Facsimile – Specific signal processing circuitry
Patent
1990-03-30
1992-10-27
Coles, Sr., Edward L.
Facsimile and static presentation processing
Facsimile
Specific signal processing circuitry
358447, H04N 100
Patent
active
051594684
ABSTRACT:
An image reduction system which reduces binary level images is disclosed. In the system, a reduction pixel value is determined by using, as reference pixels for a filter operation: a plurality of surrounding pixels including an object pixel to be reduced; and reduced pixels, from among pixels which have already been reduced, said reduced pixels being at least a reduced pixel located before the pixel to be determined: a reduced pixel, located on the preceding line, which lies directly above the pixel to be determined; and a reduced pixel before said reduced pixel located on the preceding line.
When a pixel referenced during the filter operation is included in a specific pattern, an exception process for correcting binary level results is provided.
REFERENCES:
patent: 4290084 (1981-09-01), Minshull et al.
patent: 4595956 (1986-06-01), Kawamura et al.
patent: 4725892 (1988-02-01), Suzuki et al.
patent: 4930021 (1990-05-01), Okada
Endoh Toshiaki
Kato Hisaharu
Kawamura Naoto
Yoshida Tadashi
Canon Kabushiki Kaisha
Coles Sr. Edward L.
Grant II Jerome
Kokusai Denshin Denwa Co. Ltd.
LandOfFree
Image reduction system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Image reduction system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Image reduction system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-909965