Image processor with input buffering to multiple digital signal

Details Image processor with input buffering to multiple digital signal Image processor with input buffering to multiple digital signal

1994-09-27

1996-06-04

Greening, Wendy

Television

Camera, system and detail

Solid-state image sensor

348222, 348311, 348323, H04N 5335

Patent

active

055237886

ABSTRACT:
A system architecture is provided that includes an image sensor unit operable in a single channel mode and a dual channel mode. The image sensor unit includes an electronic image sensor comprising a row and column array of pixel elements, wherein the rows of the array having a line length of N pixels. First and second digital signal processing units for processing image data generated by the image sensor unit into color component image data are provided, wherein each of said first and second digital signal processing units has a line length processing capacity less than N pixels. An input buffer, coupled between outputs of the image sensor unit and inputs to the digital signal processing units, simultaneously receives two lines of image data from the image sensor unit in the dual channel mode of operation, and sequentially supplies a first portion of each of the simultaneously received image lines to the first digital signal processing unit and a second portion of each of the simultaneously received image lines to the second digital signal processing unit. An output buffer, coupled to the output of the first and second digital signal processing units, combines the color component image data generated by the first and second digital signal processing units into color component image lines of length N pixels. A control unit controls the operation of the image sensor unit, the input buffer, the first and second digital signal processing units, and the output buffer. A frame store receives and stores the color component image lines generated by the output buffer, and a monitor displays the image lines at a frame rate that is about twice the operating frame rate of the image sensor unit.

REFERENCES:
patent: 4890165 (1989-12-01), Hasegawa
patent: 5077810 (1991-12-01), D'Luna
patent: 5113242 (1992-05-01), Tsinberg et al.
patent: 5126844 (1992-06-01), Basile et al.
patent: 5175631 (1992-12-01), Juri et al.
patent: 5191417 (1993-03-01), Skinner et al.
patent: 5210614 (1993-05-01), Kannegundla et al.
patent: 5291294 (1994-03-01), Hirota
patent: 5412422 (1995-05-01), Yamada et al.

Affiliated with

Also associated with

Rating

Image processor with input buffering to multiple digital signal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Image processor with input buffering to multiple digital signal , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Image processor with input buffering to multiple digital signal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-387627