Motion video signal processing for recording or reproducing – Local trick play processing – With randomly accessible medium
Reexamination Certificate
1994-10-12
2004-04-06
Nguyen, Huy (Department: 2615)
Motion video signal processing for recording or reproducing
Local trick play processing
With randomly accessible medium
C386S349000
Reexamination Certificate
active
06718122
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to an image processing apparatus capable of digital data format conversion between a first format, for example for image display, and a second format, for example for recording on a recording medium.
2. Related Background Art
There are recently developed apparatus capable of transmission or recording/reproduction of image data in digital form, thereby realizing image transmission without deterioration in S/N ratio, or image recording and reproduction without time-dependent deterioration. Such digital image processing apparatus is usually equipped with a data memory capable of storing at least one frame of image data to be handled or processed. The image data may be handled in various formats, such as a display format (or standard input/output format) in which the pixel signals (and image synchronization signals) are aligned in the sequence along the scanning direction, as in the output signals for a monitor or in the input signals from a camera, a recording format for a magnetic recording medium, or a transmission format according to the protocol specific to each communication channel. In the transmission or recording of an image, the data are shuffled and subjected to the addition of error correction codes. Also there are added a synchronization code SYNC and an identification code ID to each data block. FIG.
2
(A) illustrates a basic format in which the pixel data are arranged in the order of horizontal and vertical scannings, and
FIG. 2B
illustrates a recording format on a magnetic tape in a digital VCR. The basic format shown in
FIG. 2A
corresponds to the horizontal and vertical scans in an image monitor.
Also the digital image processing apparatus is usually equipped with a data memory for temporarily storing the image data to be processed. Conventional digital image processing apparatus employs a circuit structure in which various circuit blocks such as input/output circuit, record/reproducing circuit, data memory etc. are combined through a bus, in order to enable common use of the data memory, thereby reducing the magnitude of hardware. A typical example of such digital image processing apparatus is the digital video cassette recorder (VCR).
FIG. 5
is a block diagram showing the basic structure of a conventional digital VCR, in which shown are an input/output terminal
10
to be connected to a transmission channel such as a public telephone network or a digital network, a television camera, an image monitor or a transmission interface; an input/output circuit
12
composed of an A/D converter, a D/A converter, an interface circuit etc.; a record/reproducing circuit
14
for effecting digital, recording of the image data on a magnetic tape
16
and reproduction of the signal recording on said magnetic tape
16
; an encoding/decoding circuit
18
for effecting error correction encoding and decoding related to recording/reproduction; a data memory
20
utilized in the recording and reproduction by the record/reproducing circuit
14
; error correction encoding and decoding by the encoding/decoding circuit
18
, and input/output process by the input/output circuit
12
; and a data bus for mutually connecting the circuits
12
,
14
,
18
and
20
. The data flow in the above-explained configuration is shown in FIG.
6
.
The above-explained conventional configuration is incapable, as will be apparent from
FIG. 7
, of effecting the writing and reading of the data memory through a same data bus at the same time, and is therefore associated with a drawback of a high access rate of the data bus and the data memory because of frequency writing and reading operations. In particular, a higher processing speed is required in case of real-time processing of the video signal.
Besides, if the writing and reading of a same data memory are conducted with different formats, such as the basic format and the recording format, there is inevitably required complex administration or control for said data memory. For simplifying such administration or control, an address generating circuit corresponding to the employed format has to be provided for each of the circuits connected to the data bus, so that the magnitude of the circuitry becomes inevitably large.
Furthermore, a configuration in which a data memory is commonly used through one or two data buses as in the conventional structure explained above, is associated with a drawback of an elevated access rate of the data bus and the data memory and an increased burden on the hardware, if there is required an image processing with a sequence of pixels different from that in the recording format or in the display (or transmission) format, for example encoding and decoding of the image data.
In addition, in recent years, the requirement for higher image quality necessitates a larger amount of data to be processed, and a faster data processing in the system is longed for because of an increase in the sampling rate.
SUMMARY OF THE INVENTION
An object of the present invention is to provide an image processing apparatus capable of individually or collectively resolving the drawbacks mentioned above.
Another object of the present invention is to provide an image processing apparatus capable of high-speed image processing.
Still another object of the present invention is to provide an image processing apparatus capable of data conversion into an image transmission format different from the image transmission format of a given image signal.
The above-mentioned objects can be attained, according to a preferred embodiment of the present invention, by an image processing apparatus comprising a first memory for storing data according to a first transmission format; a second memory for storing data according to a second transmission format different from said first transmission format; transfer control means for applying, at least in the data transfer from said first memory to said second memory, a predetermined process on the data read from said first memory; an input/output means connected with said first memory through a bus and adapted for effecting data input/output with an external equipment; and transmission means connected with said second memory through a bus and adapted for effecting data transmission.
Still another object of the present invention is to provide an image processing apparatus adapted for transferring image data in encoded form.
Still another object of the present invention is to provide an image processing apparatus adapted for use in a digital image recording apparatus.
Still another object of the present invention is to provide an image processing apparatus adapted for ADCT encoding.
Still other objects of the present invention, and the advantages thereof, will become fully apparent from the following description of embodiments, which is to be taken in conjunction with the attached drawings.
REFERENCES:
patent: 4303948 (1981-12-01), Arai et al.
patent: 4506342 (1985-03-01), Yamamoto
patent: 4544956 (1985-10-01), Shimizu
patent: 4658299 (1987-04-01), Tanaka et al.
patent: 4757390 (1988-07-01), Mehrgardt et al.
patent: 4794464 (1988-12-01), Sasson
patent: 4860109 (1989-08-01), Kawakami et al.
patent: 4897799 (1990-01-01), Le Gall et al.
patent: 4953019 (1990-08-01), Skikakura et al.
patent: 4974178 (1990-11-01), Izeki et al.
patent: 4979187 (1990-12-01), Aoki et al.
patent: 5022090 (1991-06-01), Masaki et al.
patent: 5051799 (1991-09-01), Paul et al.
patent: 5060077 (1991-10-01), Koya et al.
patent: 5067010 (1991-11-01), Ishii et al.
patent: 5093798 (1992-03-01), Kita
patent: 5136396 (1992-08-01), Kato et al.
patent: 5138503 (1992-08-01), Nishida
patent: 5164839 (1992-11-01), Lang
patent: 5371602 (1994-12-01), Tsuboi et al.
patent: 5379380 (1995-01-01), Mori et al.
patent: 5930453 (1999-07-01), Shimizu et al.
patent: 63-211019 (1988-09-01), None
Patent Abstracts of Japan, vol. 13, No. 001 (P-808) (Kokai 63-211019) (9/88).
Yamamitsu et al., “An experimental Study For A Home-Use Digital VTR”, in IEEE Transactions on Consumer Electronics, vol.
Ishii Yoshiki
Karasawa Katsumi
Shimizu Tetsuya
Shimokoriyama Makoto
LandOfFree
Image processing apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Image processing apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Image processing apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3258322