Image analysis – Image compression or coding – Lossless compression
Reexamination Certificate
2006-11-07
2006-11-07
Sherali, Ishrat (Department: 2624)
Image analysis
Image compression or coding
Lossless compression
C382S232000
Reexamination Certificate
active
07133567
ABSTRACT:
A bit-plane processor reads out a code block, which serves as a unit for arithmetic coding, from an SRAM. After converting the code block to the form of a bit-plane, the bit-plane processor supplies bit data to a pass processor. The pass processor includes an s pass processor, an r pass processor and a c pass processor. Each of s pass, r pass and c pass processings are executed in parallel in a state such that start time thereof is shifted by a predetermined unit time by operation of two delay units.
REFERENCES:
patent: 6501397 (2002-12-01), Radha et al.
patent: 6859563 (2005-02-01), Schwartz et al.
patent: 6983075 (2006-01-01), Schwartz et al.
patent: 1406431 (2003-03-01), None
patent: 06-268872 (1994-09-01), None
patent: 2003-8906 (2003-01-01), None
patent: WO 01/20897 (2001-03-01), None
Notification of Reason(s) for Refusal in corresponding Japanese Patent Application No. JP 2001-212919, mailed Sep. 27, 2005, with English translation.
Notice on Office Action in corresponding Chinese Patent Application No. 02126405.8 mailed on Dec. 31, 2004 together with English translation.
Ohyama Tatsushi
Yamada Yuji
Yamauchi Hideki
Sanyo Electric Co,. Ltd.
Sherali Ishrat
LandOfFree
Image coding apparatus and image coding method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Image coding apparatus and image coding method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Image coding apparatus and image coding method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3635153