Boots – shoes – and leggings
Patent
1986-04-28
1989-05-02
Williams, Archie E.
Boots, shoes, and leggings
340750, G06F 300, G06F 303, G06F 1566
Patent
active
048274453
ABSTRACT:
The system provides a relatively inexpensive raster-scan type graphics system capable of real time operation, utilizing logic-enhanced pixels within an image buffer, permitting parallel (simultaneous) calculations at every pixel. A typical implementation would be as custom VLSI chips. Each cell of the image buffer corresponds to a pixel of the display, and a processor at each cell enables calculation of the pixel color and the like for each polygon in the image covering that same pixel (cell) of the display. In the sequence of most general applications, each polygon is operated upon in sequence, and the image is built up as the polygons are processed without the necessity of sorting. With respect to each successive polygon, the following operations are effected: (1) all pixels within the polygon are identified; (2) the respective pixels which would be visible to the observer, that is, not obstructed by some previously processed polygon, are determined; and (3) the proper color intensities for each visible pixel are determined.
REFERENCES:
patent: 3441789 (1969-04-01), Harrison, III
patent: 3454822 (1969-07-01), Harrison, III
patent: 3473160 (1969-10-01), Wahlstrom
patent: 3523289 (1970-08-01), Harrison, III
patent: 3585628 (1971-06-01), Harrison, III
patent: 3602702 (1971-08-01), Warnock
patent: 3603964 (1971-09-01), Harrison, III
patent: 3639736 (1972-02-01), Sutherland
patent: 3665408 (1972-05-01), Erdahl et al.
patent: 3684876 (1972-08-01), Sutherland
patent: 3700792 (1972-10-01), Harrison, III
patent: 3723803 (1973-03-01), Harrison, III
patent: 3772658 (1973-11-01), Sarlo
patent: 3775005 (1973-11-01), Szabo
patent: 3778810 (1973-12-01), Hayashi
patent: 3815095 (1974-06-01), Wester
patent: 3816726 (1974-06-01), Sutherland et al.
patent: 3889107 (1975-06-01), Sutherland
patent: 3927396 (1975-12-01), Can
patent: 3942163 (1976-03-01), Goyal
patent: 3970993 (1976-07-01), Finnila
patent: 3988728 (1976-10-01), Inoue et al.
patent: 4060713 (1977-11-01), Golay
patent: 4089063 (1978-05-01), Takezono
patent: 4127849 (1978-11-01), Okor
patent: 4184206 (1980-01-01), Harano
patent: 4208719 (1980-06-01), Lotz et al.
patent: 4208810 (1980-06-01), Rohner et al.
patent: 4222076 (1980-09-01), Knowlton
patent: 4224600 (1980-09-01), Sellner
patent: 4225929 (1980-09-01), Ikeda
patent: 4231095 (1980-10-01), Cassagne
patent: 4261018 (1981-04-01), Knowlton
patent: 4375638 (1983-03-01), O'Keefe
patent: 4521773 (1985-06-01), Lyonn
"Two's Complement Pipeline Multipliers," by R. F. Lyon, IEEE Transactions on Communications, vol. CO-M-24, Apr. 1976, pp. 418-425.
Chapter 22, Newman and R. F. Sproull, "Principles of Interactive Computer Graphics", 2nd ed., McGraw Hill, 1979.
Chapter 8 of J. D. Foley and H. Vandam, "Fundamentals of Interactive Computer Graphics", Addison-Westley, 1982.
Sutherland et al., "A Characterization of Ten-Hidden Surface Algorithms", Computer Surveys 6(1): Mar. 1, 1974.
Parke: F. I., "Simulation and Expected Performance Analysis of Multiple Processor Z-Buffer Systems", Association for Computer Machinery, Publication No. 0-89791-021-4/80/0700-0048, pp. 46-56.
Weinberg: R., "Parallel Processing Image Synthesis and Anti-Aliasing," Computer Graphics, vol. 15, No. 3, pp. 55-62 (1981).
Whitted; T., "Hardware Enhanced 3-D Raster Display System", pp. 349-356, CMCCS/ACCHO (1981).
Mohammed Ayni
University of North Carolina
Williams Archie E.
LandOfFree
Image buffer having logic-enhanced pixel memory cells and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Image buffer having logic-enhanced pixel memory cells and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Image buffer having logic-enhanced pixel memory cells and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-590437