Active solid-state devices (e.g. – transistors – solid-state diode – With means to control surface effects – Insulating coating
Patent
1996-01-16
1997-04-08
Jackson, Jerome
Active solid-state devices (e.g., transistors, solid-state diode
With means to control surface effects
Insulating coating
257640, 257649, 257280, H01L 2358
Patent
active
056190646
ABSTRACT:
A manufacturable III-V semiconductor gate structure having small geometries is fabricated. A silicon nitride layer is formed on a III-V semiconductor material and a dielectric layer comprised of aluminum is formed on the silicon nitride layer. Another dielectric layer comprised of silicon and oxygen is formed over the dielectric layer comprised of aluminum. The dielectric layer comprised of aluminum acts as an etch stop for the etching of the dielectric layer comprised of silicon and oxygen with a high power reactive ion etch. The dielectric layer comprised of aluminum may then be etched with a wet etchant which does not substantially etch the silicon nitride layer. Damage to the surface of the semiconductor material by exposure to the high power reactive ion etch is prevented by forming the dielectric layer comprised of aluminum between the silicon nitride layer and the dielectric layer comprised of silicon and oxygen.
REFERENCES:
patent: 4599790 (1986-07-01), Kim et al.
patent: 4757033 (1988-07-01), Ebata
Jackson Jerome
Jackson Miriam
Kelley Nathan K.
Motorola Inc.
LandOfFree
III-V semiconductor gate structure and method of manufacture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with III-V semiconductor gate structure and method of manufacture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and III-V semiconductor gate structure and method of manufacture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2399277