III-V power field effect transistors

Details III-V power field effect transistors III-V power field effect transistors

2007-02-20

2007-02-20

Soward, Ida M. (Department: 2822)

Active solid-state devices (e.g., transistors, solid-state diode

Heterojunction device

Heterojunction formed between semiconductor materials which...

C257S011000, C257S189000, C257S201000

Reexamination Certificate

active

10948897

ABSTRACT:
A field effect transistor configured for use in high power applications and a method for its fabrication is disclosed. The field effect transistor is formed of III-V materials and is configured to have a breakdown voltage that is advantageous for high power applications. The field effect transistor is so configured by determining the operating voltage and the desired breakdown voltage for that operating voltage. A peak electric field is then identified that is associated with the operating voltage and desired breakdown voltage. The device is then configured to exhibit the identified peak electric field at that operating voltage. The device is so configured by selecting device features that control the electrical potential in the device drift region is achieved. These features include the use of an overlapping gate or field plate in conjunction with a barrier layer overlying the device channel, or a p-type pocket formed in a region of single-crystal III-V material formed under the device channel. The overlapping gate/field plate or p-type pocket extend into the drift region of the device, controlling the electrical potential of the device in a manner that provides the desired control of the electrical potential in the drift region.

REFERENCES:
patent: 5559053 (1996-09-01), Choquette et al.
patent: 2003/0027409 (2003-02-01), Ramdani et al.
patent: 2003/0031224 (2003-02-01), Litvin et al.
patent: 2003/0218666 (2003-11-01), Holm et al.
patent: 2004/0207029 (2004-10-01), Braddock
K. Asano, et al, Novel High Power AlGaAs/GaAs/HFET with a Field-Modulating Plate Operated at 35V Drain Voltage, ULSI Device Development Laboratories, NEC Corporation, 9-1, Japan.
Chang-Lee Chen, et al, High-Breakdown-Voltage MESFET with a Low-Temperature-Grown GaAs Passivation Layer and Overlapping Gate Structure, IEEE Electron Device Letters, vol. 13, No. 6, Jun. 1992, pp. 335-337.
Chang-Lee Chen, et al, High-Power-Density GaAs MISFET'S with a Low-Temperature-Grown, Epitaxial Layer as the Insulator, IEEE Electron Device Letters, vol. 12, No. 6, Jun. 1991, pp. 306-308.
H. Hsia, et al, Direct Ion-Implanted 0.12-μm GaAs MESFET withftof 121 GHz andfmaxof 160 GHz, IEEE Electron Device Letters, vol. 20, No. 5, May 1999, pp. 245-247.
Shreepad Karmalkar, et al, RESURF, AlGa/GaN HEMT for High Voltage Power Switching, IEEE Electron Device Letters, vol. 22, No. 8, Aug. 2001, pp. 373-375.
P.D. Ye, et al, GaAs MOSFET With Oxide Gate Dielectric Grown by Atomic Layer Deposition, IEEE Electron Device Letters, vol. 24, No. 4, Apr. 2003, pp. 209-211.

Affiliated with

Also associated with

Rating

III-V power field effect transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with III-V power field effect transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and III-V power field effect transistors will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3838268