Data processing: measuring – calibrating – or testing – Measurement system – Performance or efficiency evaluation
Reexamination Certificate
2008-11-20
2011-11-08
Le, John H (Department: 2857)
Data processing: measuring, calibrating, or testing
Measurement system
Performance or efficiency evaluation
C702S182000, C713S300000
Reexamination Certificate
active
08055477
ABSTRACT:
A benchmark tester retrieves a voltage margin that corresponds to a device that a system includes. The voltage margin indicates an additional amount of voltage to apply to a nominal voltage that, when added, results in the device operating at a power limit while executing a worst-case power workload. Next, the benchmark tester (or thermal power management device) sets an input voltage for the device to a value equal to the sum of the voltage margin and the nominal voltage. The benchmark tester then dynamically benchmark tests the system, which includes adjusting the device's frequency and input voltage while ensuring that the device does not exceed the device's power limit. In turn, the benchmark tester records a guaranteed minimum performance boost for the system based upon a result of the benchmark testing.
REFERENCES:
patent: 5557548 (1996-09-01), Gover et al.
patent: 5657253 (1997-08-01), Dreyer et al.
patent: 5719800 (1998-02-01), Mittal et al.
patent: 5796637 (1998-08-01), Glew et al.
patent: 5832284 (1998-11-01), Michail et al.
patent: 5974557 (1999-10-01), Thomas et al.
patent: 6112318 (2000-08-01), Jouppi et al.
patent: 6233531 (2001-05-01), Klassen et al.
patent: 6275782 (2001-08-01), Mann
patent: 6546359 (2003-04-01), Week
patent: 6678777 (2004-01-01), Rao et al.
patent: 6731292 (2004-05-01), Burk et al.
patent: 6792392 (2004-09-01), Knight
patent: 6836849 (2004-12-01), Brock et al.
patent: 7047471 (2006-05-01), Monfared et al.
patent: 7051221 (2006-05-01), Clabes et al.
patent: 7194545 (2007-03-01), Urien
patent: 7197419 (2007-03-01), Floyd et al.
patent: 7340378 (2008-03-01), Floyd et al.
patent: 7382366 (2008-06-01), Klock et al.
patent: 7475175 (2009-01-01), Klein et al.
patent: 7533003 (2009-05-01), Floyd et al.
patent: 7576569 (2009-08-01), Carpenter et al.
patent: 7681054 (2010-03-01), Ghiasi et al.
patent: 7908493 (2011-03-01), Bieswanger et al.
patent: 2002/0073255 (2002-06-01), Davidson et al.
patent: 2004/0216113 (2004-10-01), Armstrong et al.
patent: 2004/0236993 (2004-11-01), Adkisson et al.
patent: 2004/0237003 (2004-11-01), Adkisson et al.
patent: 2005/0021292 (2005-01-01), Vock et al.
patent: 2005/0081101 (2005-04-01), Love et al.
patent: 2005/0102539 (2005-05-01), Hepner et al.
patent: 2005/0108591 (2005-05-01), Mendelson et al.
patent: 2005/0155021 (2005-07-01), DeWitt et al.
patent: 2005/0177344 (2005-08-01), Khaleel
patent: 2005/0183065 (2005-08-01), Wolczko et al.
patent: 2005/0283677 (2005-12-01), Adkisson et al.
patent: 2006/0031691 (2006-02-01), Bacchus et al.
patent: 2006/0179359 (2006-08-01), Floyd et al.
patent: 2007/0001715 (2007-01-01), Brown et al.
patent: 2007/0033425 (2007-02-01), Clark
patent: 2007/0052453 (2007-03-01), Wald
patent: 2007/0266263 (2007-11-01), Lee et al.
patent: 2007/0285080 (2007-12-01), Abuhamdeh et al.
patent: 2008/0065912 (2008-03-01), Bodner et al.
patent: 2008/0086395 (2008-04-01), Brenner et al.
patent: 2008/0091962 (2008-04-01), Cepulis et al.
patent: 2008/0281476 (2008-11-01), Bose et al.
patent: 2008/0307238 (2008-12-01), Bieswanger et al.
patent: 2009/0187777 (2009-07-01), Clark
PCT Search Report for Application No. PCT/EP2009/064979, mailed Mar. 25, 2010, 13 pages.
Zhu et al., “Localized Microarchitecture-Level Voltage Management,” 2006 IEEE International Symposium on Circuits and Systems, May 21-24, 2006, pp. 37-40, XP0109383345, ISBN 978-0-7803-9389-9.
Office Action for U.S. Appl. No. 11/758,798, mailed Feb. 3, 2010, 26 pages.
May, John M. , “MPX: Software for Multiplexing Hardware Performance Counters”, IPDPS Proceedings 2001.
Notice of allowance for U.S. Appl. No. 11/951,310, mailed Jan. 5, 2009, 28 pages.
Ghiasi, et al., “Scheduling for Heterogeneous Processors in Server Systems”, Conf. on Computing Frontiers, pp. 199-210, May 2005.
Kotla, et al., “Scheduling Processor Voltage and Frequency in Server and Cluster Systems”, IPDPS 19thSymposium, Apr. 2005.
Kotla, et al., “Characterizing the Impact of Different Memory Intensity Levels”, 7thAnnual Workshop on Workload Characterization, Oct. 25, 2004.
Office Action for U.S. Appl. No. 11/565,106 mailed Jul. 13, 2007, 20 pages.
Notice of Allowance for U.S. Appl. No. 11/565,106, mailed Sep. 12, 2007, 8 pages.
Notice of Allowance for U.S. Appl. No. 11/758,798, mailed Nov. 10, 2010, 15 pages.
Final Office Action for U.S. Appl. No. 11/758,798, mailed Jun. 2, 2010, 15 pages.
Chase Harold W.
Floyd Michael Stephen
Friedrich Joshua David
Ghiasi Soraya
Hartman Steven Paul
Gerhardt Diana R.
International Business Machines - Corporation
Le John H
VanLeeuwen & VanLeeuwen
LandOfFree
Identifying deterministic performance boost capability of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Identifying deterministic performance boost capability of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Identifying deterministic performance boost capability of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4276627