Identifying candidate nodes for phase assignment in a logic netw

Details Identifying candidate nodes for phase assignment in a logic netw Identifying candidate nodes for phase assignment in a logic netw

1996-12-09

2000-03-07

Teska, Kevin J.

G06F 1750

Patent

active

060351101

ABSTRACT:
A certain type of gates, such as NOT gates, in a logic network are moved to the network boundary (i.e., inputs or outputs), at least in part, by selecting nodes in the network as candidate nodes for choosing among to determine output phase assignments. Such a candidate node is selected in response to non-reconvergence of branches fanning out from the node.

REFERENCES:
patent: 3643861 (1972-02-01), Eckerlin
patent: 3698632 (1972-10-01), Eckerlin
patent: 4631424 (1986-12-01), Miyagi
patent: 4868773 (1989-09-01), Coyle et al.
patent: 5477164 (1995-12-01), Denker
patent: 5508937 (1996-04-01), Abato et al.
patent: 5522063 (1996-05-01), Ashar et al.
patent: 5553000 (1996-09-01), Dey
patent: 5638380 (1997-06-01), De
patent: 5737340 (1998-04-01), Tamarapalli

Affiliated with

Also associated with

Rating

Identifying candidate nodes for phase assignment in a logic netw does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Identifying candidate nodes for phase assignment in a logic netw, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Identifying candidate nodes for phase assignment in a logic netw will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-370774