IDDQ testing of CMOS mixed-signal integrated circuits

Details IDDQ testing of CMOS mixed-signal integrated circuits IDDQ testing of CMOS mixed-signal integrated circuits

2005-08-16

2005-08-16

Nguyen, Vinh (Department: 2829)

Electricity: measuring and testing

Fault detecting in electric circuits and of electric components

Of individual circuit component or element

C324S1540PB

Reexamination Certificate

active

06930500

ABSTRACT:
A method of enhancing the testability of CMOS ICs, in one or more of the following ways: by minimizing performance degradation of CMOS ICs under test; by eliminating the need for external voltage and current references; by inducing responsive effects; and by minimizing the amount of space used to integrate on-chip testing devices. The device is a CMOS IC comprising a fixed supply voltage, a negative power supply voltage, at least one pair of electrical nodes, and at least one fault-injector. The fault-injector is a transistor comprising a gate for operating in on-state and off-state conditions, and a source node and a drain node for completing an electrical path between a pair of electrical nodes. In an off-state condition, the fault-injector does not interfere with the normal operations of the circuit. However, in an on-state condition, it induces various responsive effects by varying the level of resistance.

REFERENCES:
patent: 5392293 (1995-02-01), Hsue
patent: 5581563 (1996-12-01), Penza et al.
patent: 5726997 (1998-03-01), Teene
patent: 5757203 (1998-05-01), Brown
patent: 5929650 (1999-07-01), Pappert et al.
patent: 5949798 (1999-09-01), Sakaguchi
patent: 6144214 (2000-11-01), Athan
patent: 6400171 (2002-06-01), Bryant et al.
patent: 6593765 (2003-07-01), Ishida et al.
Arabi, K. “Design for Testability of Embedded Integrated Operational Amplifiers,”IEEE J. of Solid State Circuits, vol. 33, pp. 573-581 (1998).
Arabi, K. et al., “Testing Analog and Mixed-Signal Integrated Circuits using Oscillation-Test Method,”IEEE. Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 745-753 (1997).
Brown, B.D. et al., “Built-In Current Mode Circuits for IDDQMonitoring,”Proc. IEEE. CICC, pp. 30.6.1-4 (1993).
Dufort, B. et al., “On-Chip Analog Signal Generation for Mixed-Signal Built in Self-Test,”IEEE J. Solid-State Circuits, vol. 34, pp. 318-330 (1999).
Hsue, C. W. et al., “Built-In Current Sensor for IDDQTest in CMOS,”Proc. Int. Test Conf., ITC'93, pp. 635-641 (1993).
Maly, W. et al., “Design of IC's Applying Built-In Current Testing,”J. Electr. Testing: Theory Appl., vol. 3, pp. 397-406 (1992).
Pan, C.Y. et al., “PseudorandomTesting for Mixed-Signal Circuits,”IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 16, pp. 1173-1185 (1997).
Rajsuman, R.,IDDQTesting for CMOS VLSI, pp. 21-49 (Artech House, London, 1995).
Siskos, S. et al., “A Current Conveyer Based BIC Sensor for Current Monitoring in Mixed-Signal Circuits,”Proc. ICECS'96, pp. 1210-1212, (1996).
Srivastava, A. et al., A Novel Approach to IDDQTesting of Mixed-Signal Integrated Circuits (research report) presented at the 45thIEEE International Midwest Symposium on Circuits & Systems, 4 pgs. (Aug. 4-7, 2002).
Srivastava, A. et al., Improved Fault Coverage of Combined Oscillation and IDDQ Testing of a CMOS Amplifier Circuit at Liquid Nitrogen Temperature (research report) on file with the Louisiana State University Department of Electrical Engineering, pp. 1-29 (May, 2004).

Affiliated with

Also associated with

Rating

IDDQ testing of CMOS mixed-signal integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with IDDQ testing of CMOS mixed-signal integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and IDDQ testing of CMOS mixed-signal integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3493084