Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1993-08-27
1994-05-24
Westin, Edward P.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307243, 307244, 36518902, 36523002, 36523005, H03K 17177, H03K 17687, G11C 11407
Patent
active
053151780
ABSTRACT:
A programmable logic cell array (PLCA) architecture that provides efficient support for demultiplexers or multi-ported register files without sacrificing PLCA functionality or flexibility is disclosed. The architecture of conventional PLCs is modified so that demultiplexers can be implemented in a single PLC operated backwards. Furthermore, read ports and write ports for multi-ported register files can be implemented on a PLCA with individual PLCs serving as either a read port or a write port for a bit slice. In particular, a PLC memory of a PLC is modified such that it can function to pass signals to its inputs from a PLC multiplexer (selector) when the PLC multiplexer (built from a tree of pass transistors) is operated backwards so as to function as a demultiplexer (decoder). Moreover, a multi-ported register file be efficiently implemented by placing a register file on the PLCA and either modifying the PLC memory so that it operates in various modes (normal, forwards and backwards) or providing OR circuits for the write ports. In the normal mode the PLCs operate as conventional PLCs, in the forward mode the PLCs operate as read ports, and in the backwards mode the PLCs operate as write ports. The architectural modifications require very little additional circuitry beyond what is normally required by PLCAs. Moreover, the invention achieves a substantial compression in the number of PLCs needed to implement demultiplexers or multi-ported register files.
REFERENCES:
patent: 4933909 (1990-06-01), Cushing et al.
patent: 4963770 (1990-10-01), Keida
patent: 5111431 (1992-05-01), Gade
patent: 5115411 (1992-05-01), Kass et al.
patent: 5245227 (1993-09-01), Furtak et al.
Gray et al., "The Case for Custom Computation", Second International Specialist Seminar on the Design and Application of Parallel Digital Processors, Lisbon, Portugal, Apr. 1991, pp. 60-64.
Freeman, "User-Programmable Gate Arrays", IEEE Spectrum, vol. 25, Dec. 1988, pp. 32-35.
Brandenburg et al., "Poor Man's Gate Arrays-Logic Cell Arrays", IEEE Transactions on Nuclear Science, vol. 35, pp. 213-216, Feb. 1988.
Kean et al., "Implementation of Configurable Hardware Using Wafer Scale Integration", IEEE Computer Society Press, Jan. 1990, pp. 68-73.
"ACT Family Field Programmable Gate Array Datebook", Actel Corporation, Apr. 1990, pp. 1-11-1-20 and 1-41-1-49.
Bertin et al., "Introduction to Programmable Active Memories", Digital Equipment Corporation (Paris Research Laboratory), Jun. 1989, pp. 1-9.
Gray et al., "Configurable Hardware: A New Paradigm for Computation", Proceedings of the 1989 Decennial Caltech Conference on VLSI, Pasadena, Calif., Mar. 1989.
Kean et al., "Configurable Hardware: Two Case Studies of Micro-Grain Computation", Proceedings of the International Conference on Systolic Arrays, Killarney, May 1989.
Vitanen et al., "Image Pattern Recognition Using Configurable Logic Cell Arrays", CG International '89, 7th Annual Conference of the Computer Graphics Society (CGS), Leeds, Jun. 1989.
Kean et al, "A Novel Implemantation Style for Teaching VLSI", Proceedings of the 1989 VLSI Education Conference and Exposition, Santa Clara, Jul. 1989.
Driscoll Benjamin D.
Hewlett--Packard Company
Westin Edward P.
LandOfFree
IC which can be used as a programmable logic cell array or as a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with IC which can be used as a programmable logic cell array or as a , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and IC which can be used as a programmable logic cell array or as a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1975013