Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Metallic housing or support
Reexamination Certificate
2001-08-29
2003-02-11
Cuneo, Kamand (Department: 2827)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Metallic housing or support
C438S123000, C438S124000, C438S126000, C438S127000, C029S827000, C029S841000, C029S856000
Reexamination Certificate
active
06518098
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to integrated circuit (IC) devices or semiconductor devices. More particularly, the invention pertains to heat spreading apparatus and methods for dissipating heat from integrated circuit devices or semiconductor devices.
2. State of the Art
Integrated circuit semiconductor devices (IC's) or semiconductor devices are devices including small electronic circuits formed on the surface of a wafer of semiconductor material such as silicon. The IC's or semiconductor devices are fabricated in a plurality on the surface or as part of a wafer. The wafer is then subdivided into discrete IC or semiconductor device chips or dice, and then further tested and assembled for customer use through various well-known individual die testing and packaging techniques, including lead frame packaging, Chip-On-Board (COB) packaging, and flip-chip packaging (FCP). Depending upon the size of the IC or semiconductor device and the size of the wafer, a wafer may be divided into a few dice or as many as several hundred or more than one thousand discrete dice. The discrete IC or semiconductor device may be subsequently packaged in a variety of manners using lead frames, substrates, etc.
Higher powered, faster integrated circuits and/or semiconductor devices generate heat which, if not dissipated, may overheat the IC and/or semiconductor device, resulting in its failure.
Various means for dissipating heat from IC's and semiconductor devices have been used or proposed. Heat transfer through the metallic leadframe or other conducting wire has been enhanced in different ways, as shown in U.S. Pat. No. 5,541,446 of Kierse, U.S. Pat. No. 4,961,107 of Geist et al., U.S. Pat. No. 5,101,465 of Murphy, U.S. Pat. No. 4,264,917 of Ugon, and U.S. Pat. No. 5,656,857 of Kishita.
U.S. Pat. No. 5,450,283 of Lin et al. discloses a device in which the die surface is left unencapsulated in the packaging step for improved heat dissipation.
Use of an encapsulant composition having enhanced heat conducting properties is shown in U.S. Pat. No. 4,358,552 of Shinohara et al., U.S. Pat. No. 4,507,675 of Fujii et al., U.S. Pat. No. 4,931,852 of Brown et al., and Japanese Patent Application No. 58-202429 of Tanaka. U.S. Pat. No. 5,379,186 of Gold et al. discloses a package comprising inner and outer layers of encapsulant with an intermediate layer of thermally conductive material.
A die support member to which the die is adhesively attached has been used as a heat sink in a variety of configurations. Examples of such are shown in U.S. Pat. No. 5,701,034 of Marrs, U.S. Pat. No. 5,379,187 of Lee et al., U.S. Pat. No. 5,594,282 of Otsuki, U.S. Pat. No. 5,596,231 of Combs, U.S. Pat. No. 5,598,034 of Wakefield, U.S. Pat. No. 4,642,671 of Rohsler et al., U.S. Pat. No. 5,434,105 of Liou, U.S. Pat. No. 5,488,254 of Nishimura et al., U.S. Pat. No. 5,659,952 of Kovak et al., and U.S. Pat. No. 5,489,801 of Blish II.
A single plate of metallic material has been applied to the outside of the package as a heat sink. Such is shown in U.S. Pat. No. 5,552,635 of Kim et al., U.S. Pat. No. 5,173,764 of Higgins III, and U.S. Pat. No. 4,024,570 of Hartmann et al.
In U.S. Pat. No. 5,378,924 and 5,387,554 of Liang, a layer of thermal grease is inserted between the die and a heat sink.
U.S. Pat. No. 5,144,747 of Eichelberger, U.S. Pat. No. 5,311,060 of Rostoker et al., and U.S. Pat. No. 5,641,997 of Ohta et al. show IC devices with separate heat sinks within the encapsulant near a wall thereof.
U.S. Pat. No. 4,323,914 of Berndlmaier et al. teaches a heat transfer structure comprising a pool of liquid metal adjacent a parylene-covered die in a semiconductor device.
Various patents show the use of flat and non-flat metal conductors for reducing power-ground loop inductance and increasing capacitance to reduce noise and increase operational speed. See, for example, U.S. Pat. No. 5,214,845 of King et al., U.S. Pat. No. 5,559,306 of Mahulikar, U.S. Pat. No. 5,233,220 of Lamson et al., U.S. Pat. No. 5,436,203 of Lin, and Japanese Patent Application No. 60-178651 of Uno. None of these documents mentions heat dissipation.
The various methods of heat dissipation require, in general, complex structures. Routes for moisture leakage into the package result from heat spreaders/sinks which are partially exposed. A new heat spreader construction is needed for producing an integrated circuit device with high heat removal rates and protection against electronic noise and spikes, all at low cost and minimum time expenditure, and without problems of leakage.
BRIEF SUMMARY OF THE INVENTION
The invention comprises a vertical mount integrated circuit (IC) or semiconductor device with dual heat spreaders. The planar heat spreaders are adhesively attached to the opposed major surfaces of the package encapsulant. One or both of the heat spreaders has one or more through-hole posts projecting outwardly to be inserted into through-holes in a substrate. When inserted, the posts align the exterior leads of the device with corresponding leads on the substrate for accurate bonding therebetween. One or both of the heat spreaders may be connected to a ground bus to act as a ground plane.
The heat spreaders of the invention provide enhanced heat dissipation, shielding of the integrated circuit(s) of the IC and/or semiconductor device, and mitigation of transient voltage excursions. The invention is particularly applicable to a vertical mount package which is to be bonded by solder reflow to a substrate such as a circuit board.
REFERENCES:
patent: 4024570 (1977-05-01), Hartmann et al.
patent: 4143456 (1979-03-01), Inoue
patent: 4209798 (1980-06-01), Beretta
patent: 4264917 (1981-04-01), Ugon
patent: 4300153 (1981-11-01), Hayakawa et al.
patent: 4323914 (1982-04-01), Berndlmaier et al.
patent: 4358552 (1982-11-01), Shinohara et al.
patent: 4507675 (1985-03-01), Fujii et al.
patent: 4642671 (1987-02-01), Rohsler et al.
patent: 4688077 (1987-08-01), Wakabayashi et al.
patent: 4801998 (1989-01-01), Okuaki
patent: 4931852 (1990-06-01), Brown et al.
patent: 4961107 (1990-10-01), Geist et al.
patent: 5051275 (1991-09-01), Wong
patent: 5101465 (1992-03-01), Murphy
patent: 5144747 (1992-09-01), Eichelberger
patent: 5173764 (1992-12-01), Higgins, III
patent: 5194930 (1993-03-01), Papathomas et al.
patent: 5214845 (1993-06-01), King et al.
patent: 5233220 (1993-08-01), Lamson et al.
patent: 5279029 (1994-01-01), Burns
patent: 5311060 (1994-05-01), Rostoker et al.
patent: 5349235 (1994-09-01), Lee et al.
patent: RE34794 (1994-11-01), Farnworth
patent: 5377077 (1994-12-01), Burns
patent: 5378924 (1995-01-01), Liang
patent: 5379186 (1995-01-01), Gold et al.
patent: 5379187 (1995-01-01), Lee et al.
patent: 5387554 (1995-02-01), Liang
patent: 5394303 (1995-02-01), Yamaji
patent: 5413970 (1995-05-01), Russell
patent: 5420751 (1995-05-01), Burns
patent: 5434105 (1995-07-01), Liou
patent: 5436203 (1995-07-01), Lin
patent: 5446620 (1995-08-01), Burns et al.
patent: 5450283 (1995-09-01), Lin et al.
patent: 5457071 (1995-10-01), Dombroski
patent: 5488254 (1996-01-01), Nishimura et al.
patent: 5489538 (1996-02-01), Rostoker et al.
patent: 5489801 (1996-02-01), Blish, II
patent: 5541446 (1996-07-01), Kierse
patent: 5543664 (1996-08-01), Burns
patent: 5550711 (1996-08-01), Burns et al.
patent: 5552635 (1996-09-01), Kim et al.
patent: 5559306 (1996-09-01), Mahulikar
patent: 5566051 (1996-10-01), Burns
patent: 5592019 (1997-01-01), Ueda et al.
patent: 5594282 (1997-01-01), Otsuki
patent: 5596231 (1997-01-01), Combs
patent: 5598034 (1997-01-01), Wakefield
patent: 5619067 (1997-04-01), Sua et al.
patent: 5641997 (1997-06-01), Ohta et al.
patent: 5656857 (1997-08-01), Kishita
patent: 5659952 (1997-08-01), Kovac et al.
patent: 5701034 (1997-12-01), Marrs
patent: 5815371 (1998-09-01), Jeffries et al.
patent: 5828125 (1998-10-01), Burns
patent: 5891759 (1999-04-01), Otsuki
patent: 6025642 (2000-02-01), Burns
patent: 6048744 (2000-04-01), Corisis et al.
patent: 6049123 (2000-04-01), Burns
patent: 6061242 (2000-05-01), Coris
Chambliss Alonzo
Cuneo Kamand
Micro)n Technology, Inc.
TraskBritt
LandOfFree
IC package with dual heat spreaders does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with IC package with dual heat spreaders, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and IC package with dual heat spreaders will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3159215