Excavating
Patent
1985-07-01
1988-04-19
Atkinson, Charles E.
Excavating
371 68, G06F 1110
Patent
active
047395052
ABSTRACT:
Error detecting and correcting operations for a plurality of input bits comprised of input data bits and associated check bits are implemented using two IC chips in order to overcome chip output limitations. In addition, redundancies derived from the use of two IC chips are employed to provide automatic self-checking of the detecting operation of each chip. The use of two identical IC chips for this purpose is made possible by employing a specially chosen inversely symmetrical Hamming code and by wiring the input data bits and the input check bits in an inverse manner with respect to the input terminals of the two IC chips. As a result, even though each IC chip performs the same error detecting and correcting operations, it does so inversely with respect to the input data bits and the input check bits so that each IC chip is able to provide one-half of the required output bits.
REFERENCES:
patent: 3781796 (1973-12-01), Smith
patent: 3931505 (1976-01-01), Sevcik
patent: 4020460 (1977-04-01), Jones et al.
patent: 4176258 (1979-11-01), Jackson
patent: 4233682 (1980-11-01), Liebergot et al.
patent: 4426699 (1984-01-01), Tanaka et al.
patent: 4541094 (1985-09-01), Stiffler et al.
patent: 4569051 (1986-02-01), Wilkinson
Atkinson Charles E.
Cass Nathan
Chung Edmund M.
Peterson Kevin R.
Unisys Corp.
LandOfFree
IC chip error detecting and correcting apparatus with automatic does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with IC chip error detecting and correcting apparatus with automatic , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and IC chip error detecting and correcting apparatus with automatic will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2181121