I/O subsystem with header and error detection code generation an

Details I/O subsystem with header and error detection code generation an I/O subsystem with header and error detection code generation an

1993-12-30

1995-10-31

Beausoliel, Jr., Robert W.

Boots, shoes, and leggings

3642362, 3642383, 364DIG1, 39518505, 39518201, 395850, G06F 100

Patent

active

054637627

ABSTRACT:
Apparatus is provided for use in an Input/Output (I/O) subsystem. The I/O subsystem is coupled to a serial data transfer medium that transmits data from a sender to a recipient. The I/O subsystem processes a frame comprising user defined data and frame control data. The frame is received over the serial data transfer medium. The apparatus includes a mechanism for receiving and validating the frame from the serial data transfer medium. The receiving mechanism transmits the user defined data to a first-in, first-out (FIFO) buffer. A mechanism is provided for forming a block header. The block header comprises control data that are used by the recipient of the user defined data. The block header forming mechanism is distinct from the FIFO buffer. A switching mechanism is coupled to receive the block header and a subset of the user defined data. The recipient has a parallel storage medium. The switching mechanism transmits either the block header or the subset of the user defined data to the parallel storage medium. A control mechanism provides signals to configure the switching mechanism to alternately transmit the block header and the subset of the user defined data to the parallel storage medium. By alternating the block header and data, a data block is formed having a size that equals the native sector size of the recipient.

REFERENCES:
patent: 4486739 (1984-12-01), Franaszek et al.
patent: 4514823 (1985-04-01), Mendelson et al.
patent: 4768190 (1988-08-01), Giancarlo
patent: 4777595 (1988-10-01), Strecker et al.
patent: 4805090 (1989-02-01), Coogan
patent: 4866609 (1989-09-01), Calta et al.
patent: 4872160 (1989-10-01), Hemmady et al.
patent: 4875206 (1989-10-01), Nichols et al.
patent: 4899333 (1990-02-01), Roediger
patent: 5007051 (1991-04-01), Dolkas et al.
patent: 5107489 (1992-04-01), Brown et al.
patent: 5133078 (1992-07-01), Minassian et al.
patent: 5185862 (1993-02-01), Casper et al.
patent: 5235595 (1993-08-01), O'Dowd
patent: 5243596 (1993-09-01), Port et al.
patent: 5243699 (1993-09-01), Nickolls et al.
patent: 5329625 (1994-07-01), Kannan et al.
patent: 5371897 (1994-12-01), Brown et al.
IBM, "ESA/390.TM. Channel Connectivity", brochure.
IBM Corporation, "Enterprise Systems Architecture/390, ESCO I/O Interface", SA22-7202-01, Sep. 1991.
"Am79168/Am79169TAXIchip.TM." Transmitter/ Receiver PRELIMINARY, Feb. 1991.

Affiliated with

Also associated with

Rating

I/O subsystem with header and error detection code generation an does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with I/O subsystem with header and error detection code generation an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and I/O subsystem with header and error detection code generation an will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1780898