Boots – shoes – and leggings
Patent
1988-08-04
1992-03-31
Shaw, Gareth D.
Boots, shoes, and leggings
395200, 364DIG1, 3642401, 3642402, 3642405, 3642292, 3642601, 3642602, 3642842, G06F 1300
Patent
active
051014785
ABSTRACT:
An I/O structure for use in a digital data processing system of the type in which system components including a processor and a system memory are connected by a system bus. The I/O structure includes a system bus interface connected to the system bus, a synchronous satellite processing unit (SPU) bus connected to the system bus interface, one or more satellite processing units (SPUs) connected to the SPU bus, and peripheral devices attached to the satellite processing units. Each SPU has three main components: control logic including a microprocessor for controlling the SPU, a device adapter specific to the peripheral device for controlling the peripheral device and transferring data between the peripheral device and the SPU, and an interface unit connected to the control logic and the device adapter for providing I/O communications to the SPU bus and responding to I/O communications on the SPU bus. The I/O communications fall into two classes: communications to SPUs and communications to system components. The communications to SPUs all require a single SPU bus cycle; the communications to system components require one or more cycles. The system bus interface translates communications to system components into communications on the system bus and translates communications on the system bus intended for a SPU into communications to SPUs. The SPU bus includes first lines for carrying an I/O command and an identifier for an SPU involved in the communication and second lines for carrying the contents of the communication. In multicycle communications, the I/O command and identifier remain on the first lines for all cycles, but the information on the second lines varies from cycle to cycle.
REFERENCES:
patent: 3710324 (1973-01-01), Cohen
patent: 4214305 (1980-07-01), Tokita et al.
patent: 4320452 (1982-03-01), Kempf
patent: 4323967 (1982-04-01), Peters et al.
patent: 4348725 (1982-09-01), Farrell et al.
patent: 4363094 (1982-12-01), Kaul et al.
patent: 4371932 (1983-02-01), Dinwiddie, Jr.
patent: 4388686 (1983-06-01), Haid
patent: 4396995 (1983-08-01), Grau
patent: 4414620 (1983-11-01), Tsuchimoto
patent: 4418386 (1983-11-01), Vrielink
patent: 4428043 (1984-01-01), Catiller et al.
patent: 4480307 (1984-10-01), Budde et al.
patent: 4484275 (1984-11-01), Katzman et al.
patent: 4486826 (1984-12-01), Wolff et al.
patent: 4493021 (1985-01-01), Agrawal et al.
patent: 4494185 (1985-01-01), Gunderson et al.
patent: 4504927 (1985-03-01), Callen
patent: 4536838 (1985-08-01), Ringel et al.
patent: 4543627 (1985-09-01), Schwab
patent: 4586128 (1986-04-01), Dewoskin
patent: 4608631 (1986-08-01), Stiffler et al.
patent: 4620275 (1986-10-01), Wallach et al.
patent: 4623886 (1986-11-01), Livingston
patent: 4635192 (1987-01-01), Ceccon et al.
Fu Andrew N.
Kibler Tom R.
MacDonald James B.
Mahoney Kevin T.
Morrison Peter A.
Fagan Matthew C.
Peterson Scott K.
Shanahan Michael H.
Shaw Gareth D.
Wang Laboratories, Inc.
LandOfFree
I/O structure for information processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with I/O structure for information processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and I/O structure for information processing system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2265680