I/O register protection circuit

Details I/O register protection circuit I/O register protection circuit

1992-07-31

1994-08-16

Chun, Debra A.

Boots, shoes, and leggings

395163, 364DIG1, 364247, 3642474, 364228, G06F 1314

Patent

active

053393945

ABSTRACT:
A data processing system is provided that includes a plurality of processors each including a circuit for providing a busy signal. The system also includes a plurality of registers for storing data wherein each register is dedicated to a selected processor or a selected set of processors. A control circuit is provided for receiving the busy signals and prohibiting storage from an external device to the registers dedicated a processor when that processor provides a busy signal.

REFERENCES:
patent: 4538144 (1985-08-01), Yamagami
patent: 4574350 (1986-03-01), Starr
patent: 4586038 (1986-04-01), Sims et al.
patent: 4609917 (1986-09-01), Shen
patent: 4626838 (1986-12-01), Tsujioka et al.
patent: 4648049 (1987-03-01), Dines et al.
patent: 4677573 (1987-06-01), Brown et al.
patent: 4679041 (1987-07-01), Fetter et al.
patent: 4697178 (1987-09-01), Heckel
patent: 4725831 (1988-02-01), Coleman
patent: 4738965 (1988-07-01), Liang et al.
patent: 4805116 (1989-02-01), Liang et al.
patent: 4951229 (1990-08-01), DiNicola et al.
patent: 4982322 (1991-01-01), Eggers et al..
patent: 5010515 (1991-04-01), Torborg, Jr.
patent: 5265203 (1993-11-01), Peaslee et al.
IBM Technical Disclosure Bulletin, vol. 29, No. 6, pp. 2526-2527, Nov. 1986, "Color Display Window Control".
IBM Technical Disclosure Bulletin, vol. 28, No. 12, pp. 5209-5210, May 1986, "Hardware Display Windowing System".
IBM Technical Disclosure Bulletin, vol. 27, No. 8, pp. 4618-4622, Jan. 1985, "Raster Graphics Drawing Hardware".
IBM Technical Disclosure Bulletin, vol. 27, No. 7B, p. 4544-4545, Dec. 1984, "Techniques for Dynamic RAM Bandwidth Utilization".
IBM Technical Disclosure Bulletin, vol. 20, No. 9, pp. 3703-3706, Feb. 1978, "Generation of Points Using Bresenham's Algorithm", Research Disclosure, Mar. 1990, No. 311, "Automatic BitBlt Direction Calculation".
Computer Graphics, vol. 22, No. 4, pp. 21-30, Aug. 1988, "The Triangle Processor and Normal Vector Shader: A VLSI System for High Performance Graphics".
SIGGRAPH '86, by Roger W. Swanson et al., pp. 95-101, "A Fast Shaded-Polygon Renderer".
Computer Graphics, by J. D. Foley et al., pp. 72-81.

Affiliated with

Also associated with

Rating

I/O register protection circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with I/O register protection circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and I/O register protection circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-959549