I/O device interface having buffer mapped in processor memory ad

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364DIG1, 364239, 3642383, G06F 1300, G06F 1312

Patent

active

054448522

ABSTRACT:
An I/O device includes a memory and a transmission reception control circuit addresses on the memory space are assigned to the memory. The transmission reception control circuit includes a plurality of registers to which addresses on the I/O space are assigned. The memory stores data to be transmitted to an external equipment or data received from the external equipment. The plurality of registers hold control data. The memory and the transmission reception control circuit are selectively activated in response to an identification signal. The transmission reception control circuit reads out data to be transmitted to the external equipment from the memory or writes data received from the external equipment into the memory in response to the control data held in the plurality of registers.

REFERENCES:
patent: 4475155 (1984-10-01), Oishi et al.
patent: 4646230 (1987-02-01), Eguchi
patent: 4809217 (1989-02-01), Floro et al.
patent: 4815034 (1989-03-01), Mackey
patent: 4816815 (1989-03-01), Yoshiba
patent: 4821185 (1989-04-01), Esposito
patent: 5003465 (1991-03-01), Chisholm et al.
patent: 5016160 (1991-05-01), Lambeth et al.
Eggebrecht, Lewis, "Interfacing to the IBM Personal Computer", 1990 pp. 4, 50 193-209.
"Programmable Address Decoder", IBM Technical Disclosure Bulletin, vol. 32, No. 8A, Jan. 1990 pp. 1-3.
"PC-Hardwarebuch", by Hans-Peter Messmer, Addison-Wesley Publishing Co., Bonn 1992, pp. 134-136.
Intel Corporation, Hardware Reference Manual, 1987, p. 8-1.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

I/O device interface having buffer mapped in processor memory ad does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with I/O device interface having buffer mapped in processor memory ad, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and I/O device interface having buffer mapped in processor memory ad will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2148433

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.