I/O controller for multiple disparate serial memories with a cac

Details I/O controller for multiple disparate serial memories with a cac I/O controller for multiple disparate serial memories with a cac

1987-10-14

1989-04-25

Harkcom, Gary V.

Boots, shoes, and leggings

G06F 1300

Patent

active

048253570

ABSTRACT:
An I/O controller for a computer system having a plurality of memory devices of different types such as floppy and hard disks, whereinn a single cache memory is employed for all of the memory devices. Each of the memory devices is provided with its own interface device which directs data outputted from the associated memory device onto a common device bus. From the device bus data is transferred to a cache memory via a separate cache bus, and then to a system processor via the same cache bus. Memory space within the cache memory may be allocated among the various memory devices.

REFERENCES:
patent: 3931615 (1976-01-01), Oliver et al.
patent: 3980993 (1976-09-01), Bredart et al.
patent: 4084231 (1978-04-01), Capozzi et al.
patent: 4210959 (1980-07-01), Wozniak
patent: 4245307 (1981-01-01), Kapeghian et al.
patent: 4371929 (1983-02-01), Brann et al.
patent: 4392200 (1983-07-01), Arulpragasam et al.
patent: 4394733 (1983-07-01), Swenson
patent: 4476526 (1984-10-01), Dodd
patent: 4500958 (1985-02-01), Manton et al.
patent: 4530055 (1985-07-01), Hamstra et al.

Affiliated with

Also associated with

Rating

I/O controller for multiple disparate serial memories with a cac does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with I/O controller for multiple disparate serial memories with a cac, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and I/O controller for multiple disparate serial memories with a cac will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1200404