Active solid-state devices (e.g. – transistors – solid-state diode – Thin active physical layer which is – Heterojunction
Reexamination Certificate
2001-12-17
2003-11-04
Lee, Eddie (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Thin active physical layer which is
Heterojunction
C257S020000, C257S347000, C257S348000
Reexamination Certificate
active
06642536
ABSTRACT:
TECHNICAL FIELD
The present invention relates to the field of manufacturing semiconductor devices and, more particularly, to an improved semiconductor device comprising silicon on insulator (SOI) and bulk silicon technology.
BACKGROUND OF THE INVENTION
An important aim of ongoing research in the semiconductor industry is increasing semiconductor performance while decreasing power consumption in semiconductor devices. Planar transistors, such as metal oxide semiconductor field effect transistors (MOSFET) are particularly well suited for use in high-density integrated circuits. As the size of MOSFET and other devices decrease, the dimensions of source/drain regions channel regions, and gate electrodes of the devices, also decrease.
The design of ever-smaller planar transistors with short channel lengths makes it necessary to provide very shallow source/drain junctions. Shallow junctions are necessary to avoid lateral diffusion of implanted dopants into the channel, since such diffusion disadvantageously contributes to leakage currents and poor breakdown performance. Shallow source/drain junctions, on the order of 1,000 Å or less thick, are generally required for acceptable performance in short channel devices.
Silicon on insulator (SOI) technology allows the formation of high-speed, shallow-junction devices. In addition, SOI devices improve performance by reducing parasitic junction capacitance. Although, SOI technology improves the performance of shallow-junction devices, devices that require deeper junctions do not benefit from SOI. For example, devices which are temperature sensitive or which require a deep implant perform better when formed in the bulk substrate.
Strained silicon technology also allows the formation of higher speed devices. Strained-silicon transistors are created by depositing a graded layer silicon germanium (SiGe) on a bulk silicon wafer. A thin layer of silicon is subsequently deposited on the SiGe. The distance between atoms in the SiGe crystal lattice is greater than the distance between atoms in an ordinary silicon crystal lattice. Because there is a natural tendency of atoms inside different crystals to align with one another when one crystal is formed on another crystal, when silicon is deposited on top of SiGe the silicon atoms tend to stretch or “strain” to align with the atoms in the SiGe lattice. Electrons in the strained silicon experience less resistance and flow up to 80% faster than in ordinary crystalline silicon.
Shallow trench isolation (STI) provides another technique to shrink device size. The use of STI significantly shrinks the area needed to isolate transistors better than local oxidation of silicon (LOCOS). STI also provides superior latch-up immunity, smaller channel width encroachment, and better planarity. The use of STI techniques eliminates the bird's-beak frequently encountered with LOCOS.
The term semiconductor devices, as used herein, is not to be limited to the specifically disclosed embodiments. Semiconductor devices, as used herein, include a wide variety of electronic devices including flip chips, flip chip/package assemblies, transistors, capacitors, microprocessors, random access memories, etc. In general, semiconductor devices refer to any electrical device comprising semiconductors.
SUMMARY OF THE INVENTION
There exists a need in the semiconductor device art for a device that combines the performance improvements of SOI technology, STI technology, strained silicon technology, and bulk silicon technology. There exists a need in this art to provide a hybrid semiconductor device that comprises SOI regions and bulk silicon regions formed on a common semiconductor substrate comprising a strained silicon layer.
These and other needs are met by embodiments of the present invention, which provide a semiconductor device comprising a semiconductor substrate comprising a base layer and a silicon germanium (SiGe) layer formed on the base layer. A silicon layer is formed on the SiGe layer, wherein the SiGe layer contains a first region in which an isolation region is formed therein, and a second region. A plurality of field effect transistors (FET) are formed on the substrate, including a first FET formed over the isolation region in the first region and a second FET formed in the second region.
The earlier stated needs are also met by certain embodiments of the instant invention, which provide a semiconductor device comprising a semiconductor device comprising a base layer and an SiGe layer formed on the base layer. A silicon layer is formed on the SiGe layer. An insulating region extends through the silicon layer into the SiGe layer and portions of the insulating region extend alongside and under the silicon layer, and a transistor is formed in a portion of the substrate overlying the isolation region.
The earlier stated needs are also met by certain embodiments of the instant invention, which provide a method of manufacturing semiconductor devices, the method comprising providing a semiconductor substrate comprising a SiGe layer formed over a base layer. A silicon layer is formed over the SiGe layer. A first region and a second region are formed, spaced apart from each other, on the substrate, wherein the first region comprises an isolation region. A first FET is formed over the isolation region in the first region, and a second FET is formed in the second region.
This invention addresses the needs for an improved high-speed semiconductor device with improved electrical characteristics.
The foregoing and other features, aspects, and advantages of the present invention will become apparent in the following detailed description of the present invention when taken in conjunction with the accompanying drawings.
REFERENCES:
patent: 5440152 (1995-08-01), Yamazaki
patent: 5476813 (1995-12-01), Naruse
patent: 5759898 (1998-06-01), Ek et al.
patent: 5847419 (1998-12-01), Imai et al.
patent: 6039803 (2000-03-01), Fitzgerald et al.
patent: 6059895 (2000-05-01), Chu et al.
patent: 6180490 (2001-01-01), Vassiliev et al.
patent: 6207530 (2001-03-01), Hsu et al.
patent: 6214653 (2001-04-01), Chen et al.
patent: 6251751 (2001-06-01), Chu et al.
patent: 6300172 (2001-10-01), Ang et al.
patent: 6313486 (2001-11-01), Kencke et al.
patent: 6410395 (2002-06-01), Terpstra et al.
patent: 6429091 (2002-08-01), Chen et al.
patent: 2001/0003269 (2001-06-01), Wu et al.
patent: 2001/0008284 (2001-07-01), Huang
patent: 2001/0016383 (2001-08-01), Chen et al.
patent: 2001/0024884 (2001-09-01), Fitzgerald
patent: 2002/0030203 (2002-03-01), Fitzgerald
patent: 2002/0030227 (2002-03-01), Bulsara et al.
Shallow Trench Isolation, “Trench Isolation,” http://courses.nus.edu.sg/course/phy/>, pp. 1-4.
Hitachi America, Ltd. Semiconductor Equipment Group, “Customizable Shallow Trench Isolation,” http://www.hitachi.com/semiequipment/sti.html/>, p. 1.
SNP Applications/Shallow Trench Isolation(STI), “Shallow Trench Isolation(STI),” http://www.surfaceinterface.com/snpappsSTI.html/>, pp. 1-2.
Institute of Microelectronics—Deep Submicron—Shallow Trench Isolation, “Shallow Trench Isolation Module Development,” http://www.ime.org.sg/deep_trench.htm/>, pp. 1-2.
Journal of the Electrocemical Society, vol. 142, No. 3, Mar. 1995.
David Lammers, “MIT spinout preps commercial strained silicon,”, Oct. 22, 2001,http://www.eetimes.com/story/OEG20011022S0078/>, pp. 1-5.
IBM's Strained Silicon Breakthrough Image Page, Jun. 8, 2001,http://www.research.ibm.com/resources/press/strainedsilicon/>, pp. 1-2.
Dennis Sellers, “It isn't just IBM that has ‘strained silicon’ technology,”, Jun. 14, 2001,http://maccentral.macworld.com
ews/0106/14.silicon.shtml/>, pp. 1-5.
Matthew French, “AmberWave System' strained silicon significant for semiconductorindustry,” Aug. 6, 2001, http://www.mass . . . /displaydetail.asp?/>, pp. 1-3.
Richard Ball, “Strained silicon wafers boost FET speed 80 per cent at US start-up,” Electronics Weekly Archive, p. 1.
Orla Higgins, Press Release, “AmberWave Systems Corporation Announces Availability of Breakthrough
Sultan Akif
Xiang Qi
Advanced Micro Devices , Inc.
Fenty Jesse A.
Lee Eddie
LandOfFree
Hybrid silicon on insulator/bulk strained silicon technology does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hybrid silicon on insulator/bulk strained silicon technology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hybrid silicon on insulator/bulk strained silicon technology will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3174284