Boots – shoes – and leggings
Patent
1991-02-11
1992-03-17
Shaw, Dale M.
Boots, shoes, and leggings
3647485, G06F 700, G06F 1500
Patent
active
050974343
ABSTRACT:
The combination of the signed digit (SD) and the logarithmic number system (LNS) for the creation of a hybrid SD/LNS processor. An optimal radix was chosen for the SD system by taking into account both the speed of operations and the memory storage requirements. A technique for parallel converison of SD to sign-magnitude numbers is disclosed. The optimal-SD-radix hybrid LNS processor exploits the parallelism that is offered by the SD number system, and exhibits efficient overflow detection mechanism. It is at least 10 gate delays faster per each LNS addition/subtraction than state-of-the-art traditional LNS processor designs and 8 gate delays faster per each LNS multiplication/division. The gain in speed is achieved at the expense of some small PLAs that have to be included in the design and a small degree of additional complexity of the circuitry.
REFERENCES:
patent: 3535498 (1970-10-01), Smith, Jr.
patent: 3754237 (1973-08-01), de Laage de Meux
patent: 4243976 (1981-01-01), Warner et al.
patent: 4531124 (1985-07-01), Lassallette et al.
patent: 4682302 (1987-07-01), Williams
patent: 4700319 (1987-10-01), Steiner
patent: 4720809 (1988-01-01), Taylor
patent: 4734875 (1988-03-01), Florence et al.
patent: 4864528 (1989-09-01), Nishiyama et al.
patent: 4866655 (1989-09-01), Nishiyama et al.
patent: 4866657 (1989-09-01), Nishiyama et al.
patent: 4868777 (1989-09-01), Nishiyama et al.
patent: 4873660 (1989-10-01), Nishiyama et al.
patent: 4878190 (1989-10-01), Darley et al.
patent: 4878192 (1989-10-01), Nishiyama et al.
Avizienis, "Binary-Compatible Signed-Digit Arithmetic" Proceedings--Fall Joint Computer Conference, 1964, pp. 663-672.
Atkins, "Design of the Arithmetic Units of ILLIAC III: Use of Redundancy and Higher Radix Methods", IEEE Trans. on Computers, vol. C-22, #2, pp. 113-120, Feb. 1973.
Majerski, "Square-Rooting Algorithms for High-Speed Digital Circuits" IEEE Trans on Computers vol. C-34, #8, pp. 724-733, Aug. 1985.
Foster Frank H.
Shaw Dale M.
The Ohio State University Research Foundation
LandOfFree
Hybrid signed-digit/logarithmic number system processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hybrid signed-digit/logarithmic number system processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hybrid signed-digit/logarithmic number system processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1481211