Hybrid phase-locked loop

Details Hybrid phase-locked loop Hybrid phase-locked loop

1990-03-27

1991-04-02

Shoop, Jr., William M.

Coded data generation or conversion

Analog to or from digital conversion

Converter is part of control loop

341111, 341118, 341155, 341156, 341126, H03M 100

Patent

active

050050168

ABSTRACT:
The invention relates to a phase-locked loop comprising a phase detector (PD), an analog-to-digital converter (ADC), a loop filter (LF), a digital-to-analog converter (DAC) and a voltage-controlled oscillator (VCO). The phase jitter that occurs in such a hybrid phase-locked loop is reduced without enhancing the requirements as to the resolution of the digital-to-analog converter (DAC), in that a fractionizer (FR) is inserted after the loop filter (LF) that is operating at a first clock (TL), which fractionizer produces a main value (HW) and a residual value (RW), and the sum (SW) of the main value (HW) and a correction bit (KB) derived from the residual value (RW) is applied to the digital-to-analog converter (DAC) that is operating at a second clock (TA).

REFERENCES:
patent: 4791498 (1988-12-01), Yoshihiro
patent: 4841379 (1989-06-01), Akiyama
patent: 4847569 (1989-07-01), Dudziak et al.

Affiliated with

Also associated with

Rating

Hybrid phase-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hybrid phase-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hybrid phase-locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-328937