Hybrid output driver for high-speed communications interfaces

Details Hybrid output driver for high-speed communications interfaces Hybrid output driver for high-speed communications interfaces

2007-06-01

2010-10-19

Tran, Khanh C (Department: 2611)

Pulse or digital communications

Cable systems and components

Transformer coupling

Reexamination Certificate

active

07817727

ABSTRACT:
A driver circuit that consumes less current than other driver circuits combines a current-mode driver circuit with a voltage-mode driver circuit to provide impedance matching and signal equalization operations. In at least one embodiment of the invention, an apparatus includes a differential node and a driver circuit configured to generate a signal on the differential node. The driver circuit includes a first circuit portion configured to generate a first signal on the differential node based, at least in part, on a data signal. The first signal has a voltage swing based, at least in part, on a voltage on a power supply node. The driver circuit includes at least a second circuit portion configured to generate a current through the differential node based, at least in part, on a first bit-time of the data signal and an equalization operation, thereby adjusting the voltage swing of the signal.

REFERENCES:
patent: 5742798 (1998-04-01), Goldrian
patent: 6300802 (2001-10-01), Smetana
patent: 6433579 (2002-08-01), Wang et al.
patent: 6437599 (2002-08-01), Groen
patent: 6445223 (2002-09-01), Thilenius
patent: 6504397 (2003-01-01), Hart et al.
patent: 6664814 (2003-12-01), Evans et al.
patent: 6665347 (2003-12-01), van Bavel et al.
patent: 6919742 (2005-07-01), McGlinchey
patent: 6940302 (2005-09-01), Shumarayev et al.
patent: 7145359 (2006-12-01), Hein et al.
patent: 7317769 (2008-01-01), Tonietto et al.
patent: 7483688 (2009-01-01), Huang et al.
patent: 7643563 (2010-01-01), Huang et al.
patent: 2003/0128767 (2003-07-01), Kudoh
patent: 2004/0047409 (2004-03-01), Lee et al.
patent: 2005/0089126 (2005-04-01), Zerbe et al.
patent: 2007/0075776 (2007-04-01), Garlapati et al.
patent: 2007/0182615 (2007-08-01), Aliahmad et al.
patent: 2007/0230513 (2007-10-01), Talbot et al.
patent: 2007/0230553 (2007-10-01), Talbot et al.
“Emitter Coupled Logic,” Wikipedia, downloaded Mar. 21, 2007 from URL: http://en.wikipedia.org/wiki/ Emitter—Coupled—Logic, 3 pages.
Heydari, Payam, “Design Issues in Low-Voltage High-Speed Current-Mode Logic Buffers,” ACM Great Lakes Symposium on VLSI 2003, Apr. 28-29, 2003, 6 pages.
Non-Final OA mailed May 25, 2010 in U.S. Appl. No. 11/614,529, 11 pages.

Affiliated with

Also associated with

Rating

Hybrid output driver for high-speed communications interfaces does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hybrid output driver for high-speed communications interfaces, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hybrid output driver for high-speed communications interfaces will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4190558