Hybrid orientation field effect transistors (FETs)

Details Hybrid orientation field effect transistors (FETs) Hybrid orientation field effect transistors (FETs)

2006-09-05

2006-09-05

Jackson, Jerome (Department: 2815)

Active solid-state devices (e.g., transistors, solid-state diode

Non-single crystal, or recrystallized, semiconductor...

Non-single crystal, or recrystallized, material with...

C257S066000, C257S067000, C257S069000, C257S347000, C257S365000, C257S627000, C257S628000, C257SE21561, C438S149000, C438S479000, C438S517000

Reexamination Certificate

active

07102166

ABSTRACT:
A hybrid orientation semiconductor structure and method of forming the same. The structure includes (a) a semiconductor substrate comprising a first semiconductor material having a first lattice orientation; (b) a back gate region on the semiconductor substrate; (c) a back gate dielectric layer on the back gate region; (d) a semiconductor region on the back gate dielectric layer, wherein the semiconductor region is electrically insulated from the back gate region by the back gate dielectric layer, and wherein the semiconductor region comprises a second semiconductor material having a second lattice orientation different from the first lattice orientation; and (e) a field effect transistor (FET) formed on the semiconductor region, wherein changing a voltage potential applied to the back gate region causes a change in a threshold voltage of the FET.

REFERENCES:
patent: 5289027 (1994-02-01), Terrill et al.
patent: 5942781 (1999-08-01), Burr et al.
patent: 6100567 (2000-08-01), Burr
patent: 6281551 (2001-08-01), Chan et al.
patent: 6391752 (2002-05-01), Colinge et al.
patent: 6534819 (2003-03-01), Tiwari et al.
patent: 6580137 (2003-06-01), Parke
patent: 6603453 (2003-08-01), Yamazaki et al.
patent: 6686630 (2004-02-01), Hanafi et al.
patent: 6913964 (2005-07-01), Hsu
patent: 2003/0209761 (2003-11-01), Yagishita et al.
patent: 2004/0046207 (2004-03-01), Dennard et al.
patent: 2004/0046208 (2004-03-01), Dennard et al.
patent: 2004/0195646 (2004-10-01), Yeo et al.
Yang, et al., “Back-Gated CMOS and SOIAS for Dynamic Threshold Voltage Control,” IEEE Transactions on Electron Devices, vol. 44, No. 5, pp. 822-831, May 1997.

Affiliated with

Also associated with

Rating

Hybrid orientation field effect transistors (FETs) does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hybrid orientation field effect transistors (FETs), we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hybrid orientation field effect transistors (FETs) will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3586967